{"id":"https://openalex.org/W1978113513","doi":"https://doi.org/10.1109/asicon.2013.6811912","title":"Improved unified interconnect unit for high speed and scalable FPGA","display_name":"Improved unified interconnect unit for high speed and scalable FPGA","publication_year":2013,"publication_date":"2013-10-01","ids":{"openalex":"https://openalex.org/W1978113513","doi":"https://doi.org/10.1109/asicon.2013.6811912","mag":"1978113513"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2013.6811912","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2013.6811912","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 10th International Conference on ASIC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100440407","display_name":"Lei Li","orcid":"https://orcid.org/0000-0003-3095-9776"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Lei Li","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","State Key Laboratory of ASIC & system, Fudan University, Shanghai 200433, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of ASIC & system, Fudan University, Shanghai 200433, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100370421","display_name":"Jian Wang","orcid":"https://orcid.org/0000-0002-2748-395X"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jian Wang","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","State Key Laboratory of ASIC & system, Fudan University, Shanghai 200433, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of ASIC & system, Fudan University, Shanghai 200433, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081419061","display_name":"Jinmei Lai","orcid":"https://orcid.org/0009-0003-5238-4720"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jinmei Lai","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","State Key Laboratory of ASIC & system, Fudan University, Shanghai 200433, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of ASIC & system, Fudan University, Shanghai 200433, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100440407"],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.2364,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.57818511,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6861620545387268},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6860297918319702},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6565077304840088},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.6030498147010803},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5505670309066772},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5460042357444763},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4527580440044403},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.44385725259780884},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39457520842552185},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3668896555900574},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3649143576622009},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2560562491416931},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.11523512005805969},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0799572765827179}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6861620545387268},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6860297918319702},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6565077304840088},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.6030498147010803},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5505670309066772},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5460042357444763},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4527580440044403},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.44385725259780884},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39457520842552185},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3668896555900574},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3649143576622009},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2560562491416931},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.11523512005805969},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0799572765827179},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2013.6811912","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2013.6811912","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 10th International Conference on ASIC","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8899999856948853}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W2030359186","https://openalex.org/W2096810661","https://openalex.org/W2119221715","https://openalex.org/W2150098004"],"related_works":["https://openalex.org/W4323268213","https://openalex.org/W2101047079","https://openalex.org/W4242128654","https://openalex.org/W2152549830","https://openalex.org/W1993744883","https://openalex.org/W3197720232","https://openalex.org/W2388387398","https://openalex.org/W3203996584","https://openalex.org/W2010081998","https://openalex.org/W2889526943"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3],"completely":[4],"unified":[5,10],"interconnect":[6,33,82,105],"unit":[7,83],"(UINT)":[8],"including":[9],"input":[11],"and":[12,16,48,66,92,133,139],"output":[13],"multiplexers":[14],"(UIM":[15],"UOM)":[17],"which":[18],"are":[19],"usually":[20],"non-repeatable":[21],"[1-3].":[22],"UINT":[23],"ensures":[24],"different":[25],"logic":[26],"modules":[27],"could":[28],"have":[29],"exactly":[30],"the":[31,58,103,119,125],"identical":[32],"circuit,":[34],"providing":[35],"higher":[36],"scalability":[37],"for":[38],"FPGAs.":[39],"Furthermore,":[40],"Multi-Vt":[41],"switch":[42],"circuit":[43,106],"combining":[44],"low":[45],"threshold":[46,50,63],"voltage":[47,51,64],"high":[49,75],"transistors":[52],"is":[53,84,107],"put":[54],"forward":[55],"to":[56,86,111,118,124],"minimize":[57],"adverse":[59],"effects":[60],"brought":[61],"by":[62,137],"loss":[65],"decrease":[67],"of":[68,78,114],"Supply":[69],"Voltage":[70],"in":[71],"Nanometer":[72],"technology,":[73,127],"attaining":[74],"speed":[76,115],"performance":[77,116],"FPGA.":[79],"The":[80],"proposed":[81,104],"applied":[85],"own-designed":[87],"Fudan":[88],"Programmable":[89],"(FDP5)":[90],"FPGA":[91],"realized":[93],"through":[94],"65":[95],"nm":[96],"technology.":[97],"Post-layout":[98],"simulation":[99],"results":[100],"indicate":[101],"that":[102],"well-designed":[108],"with":[109],"up":[110],"40%":[112],"improvement":[113],"compared":[117],"prior":[120],"work":[121],"[3]":[122],"equivalent":[123],"same":[126],"yet":[128],"maintaining":[129],"lower":[130],"power":[131],"consumption":[132],"smaller":[134],"area,":[135],"reduced":[136],"12%":[138],"35%":[140],"respectively.":[141]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}