{"id":"https://openalex.org/W2039254202","doi":"https://doi.org/10.1109/asicon.2013.6811904","title":"Analog routing considering min-area constraint","display_name":"Analog routing considering min-area constraint","publication_year":2013,"publication_date":"2013-10-01","ids":{"openalex":"https://openalex.org/W2039254202","doi":"https://doi.org/10.1109/asicon.2013.6811904","mag":"2039254202"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2013.6811904","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2013.6811904","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 10th International Conference on ASIC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100686050","display_name":"Weijie Chen","orcid":"https://orcid.org/0000-0002-7614-1702"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Weijie Chen","raw_affiliation_strings":["EDA Lab., Tsinghua University, Beijing, P.R. China","EDA Lab, Department of Computer Science and Technology, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"EDA Lab., Tsinghua University, Beijing, P.R. China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"EDA Lab, Department of Computer Science and Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058812423","display_name":"Hailong Yao","orcid":"https://orcid.org/0000-0002-8750-3086"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hailong Yao","raw_affiliation_strings":["EDA Lab., Tsinghua University, Beijing, P.R. China","EDA Lab, Department of Computer Science and Technology, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"EDA Lab., Tsinghua University, Beijing, P.R. China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"EDA Lab, Department of Computer Science and Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111983610","display_name":"Yici Cai","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yici Cai","raw_affiliation_strings":["EDA Lab., Tsinghua University, Beijing, P.R. China","EDA Lab, Department of Computer Science and Technology, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"EDA Lab., Tsinghua University, Beijing, P.R. China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"EDA Lab, Department of Computer Science and Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101929509","display_name":"Qiang Zhou","orcid":"https://orcid.org/0000-0003-1348-8861"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qiang Zhou","raw_affiliation_strings":["EDA Lab., Tsinghua University, Beijing, P.R. China","EDA Lab, Department of Computer Science and Technology, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"EDA Lab., Tsinghua University, Beijing, P.R. China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"EDA Lab, Department of Computer Science and Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100686050"],"corresponding_institution_ids":["https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.10092141,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7538391351699829},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.6075574159622192},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5957215428352356},{"id":"https://openalex.org/keywords/equal-cost-multi-path-routing","display_name":"Equal-cost multi-path routing","score":0.5313877463340759},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.5186938047409058},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.4827517867088318},{"id":"https://openalex.org/keywords/multipath-routing","display_name":"Multipath routing","score":0.45494911074638367},{"id":"https://openalex.org/keywords/link-state-routing-protocol","display_name":"Link-state routing protocol","score":0.44913920760154724},{"id":"https://openalex.org/keywords/static-routing","display_name":"Static routing","score":0.4458671808242798},{"id":"https://openalex.org/keywords/network-routing","display_name":"Network routing","score":0.4435884356498718},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3776993751525879},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.3240582346916199},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2946102023124695},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.23278126120567322},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1949368119239807}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7538391351699829},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.6075574159622192},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5957215428352356},{"id":"https://openalex.org/C115443555","wikidata":"https://www.wikidata.org/wiki/Q5367790","display_name":"Equal-cost multi-path routing","level":5,"score":0.5313877463340759},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.5186938047409058},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.4827517867088318},{"id":"https://openalex.org/C76522221","wikidata":"https://www.wikidata.org/wiki/Q5035396","display_name":"Multipath routing","level":5,"score":0.45494911074638367},{"id":"https://openalex.org/C89305328","wikidata":"https://www.wikidata.org/wiki/Q1755411","display_name":"Link-state routing protocol","level":4,"score":0.44913920760154724},{"id":"https://openalex.org/C204948658","wikidata":"https://www.wikidata.org/wiki/Q1119410","display_name":"Static routing","level":4,"score":0.4458671808242798},{"id":"https://openalex.org/C2983435990","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Network routing","level":3,"score":0.4435884356498718},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3776993751525879},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.3240582346916199},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2946102023124695},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.23278126120567322},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1949368119239807},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2013.6811904","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2013.6811904","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 10th International Conference on ASIC","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W58381900","https://openalex.org/W1038739234","https://openalex.org/W1973116517","https://openalex.org/W2016343244","https://openalex.org/W2019437651","https://openalex.org/W2058563074","https://openalex.org/W2075867689","https://openalex.org/W2106253220","https://openalex.org/W2117754533","https://openalex.org/W2119352815","https://openalex.org/W2137380189","https://openalex.org/W2143436374","https://openalex.org/W2148556461","https://openalex.org/W2164205238","https://openalex.org/W3150638847","https://openalex.org/W4232707873","https://openalex.org/W4242842879","https://openalex.org/W4247888923","https://openalex.org/W4252620984","https://openalex.org/W6643638186","https://openalex.org/W6655040866"],"related_works":["https://openalex.org/W2181601090","https://openalex.org/W2108305519","https://openalex.org/W2068473861","https://openalex.org/W1971663816","https://openalex.org/W3127002380","https://openalex.org/W2369989480","https://openalex.org/W2607223747","https://openalex.org/W2124642421","https://openalex.org/W2361465121","https://openalex.org/W2030786877"],"abstract_inverted_index":{"With":[0],"the":[1,39,52,58,73,84],"advancement":[2],"of":[3],"analog":[4,9,22,75],"and":[5,14,34,70],"mixed-signal":[6],"(AMS)":[7],"circuits,":[8],"routing":[10,24,54,64,80],"is":[11,48],"attracting":[12],"more":[13,15],"concern.":[16],"This":[17],"paper":[18],"presents":[19],"a":[20],"new":[21],"gridless":[23],"method":[25],"fully":[26],"considering":[27],"different":[28],"design":[29,89],"rule":[30,90],"constraints,":[31,37],"including":[32],"wire":[33],"via":[35],"width/spacing":[36],"especially":[38],"minimum":[40,59],"area":[41,60],"constraint.":[42],"A":[43],"modified":[44],"A*":[45],"searching":[46],"algorithm":[47],"presented":[49,74],"to":[50],"search":[51],"multi-layer":[53],"path":[55],"that":[56,72],"satisfies":[57],"constraint":[61],"for":[62,82],"each":[63],"layer.":[65],"Experimental":[66],"results":[67],"are":[68],"promising":[69],"show":[71],"router":[76],"successfully":[77],"finds":[78],"valid":[79],"paths":[81],"all":[83],"testcases":[85],"without":[86],"any":[87],"min-area":[88],"violations.":[91]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}