{"id":"https://openalex.org/W2092138281","doi":"https://doi.org/10.1109/asicon.2013.6811900","title":"Design automation of analog circuit considering the process variations","display_name":"Design automation of analog circuit considering the process variations","publication_year":2013,"publication_date":"2013-10-01","ids":{"openalex":"https://openalex.org/W2092138281","doi":"https://doi.org/10.1109/asicon.2013.6811900","mag":"2092138281"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2013.6811900","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2013.6811900","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 10th International Conference on ASIC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054960059","display_name":"Dian Zhou","orcid":"https://orcid.org/0000-0002-2648-5232"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Dian Zhou","raw_affiliation_strings":["Department of Electrical Engineering, University of Texas at Dallas, Richardson, USA","Department of Electrical Engineering, University of Texas at Dallas, Richardson, 75080, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Texas at Dallas, Richardson, USA","institution_ids":["https://openalex.org/I162577319"]},{"raw_affiliation_string":"Department of Electrical Engineering, University of Texas at Dallas, Richardson, 75080, USA","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112390502","display_name":"Guanming Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Guanming Huang","raw_affiliation_strings":["Department of Electrical Engineering, University of Texas at Dallas, Richardson, USA","Department of Electrical Engineering, University of Texas at Dallas, Richardson, 75080, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Texas at Dallas, Richardson, USA","institution_ids":["https://openalex.org/I162577319"]},{"raw_affiliation_string":"Department of Electrical Engineering, University of Texas at Dallas, Richardson, 75080, USA","institution_ids":["https://openalex.org/I162577319"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5054960059"],"corresponding_institution_ids":["https://openalex.org/I162577319"],"apc_list":null,"apc_paid":null,"fwci":0.4729,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.70521172,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.8964976072311401},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6566771864891052},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.6554968953132629},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.6263467073440552},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.601587176322937},{"id":"https://openalex.org/keywords/point","display_name":"Point (geometry)","score":0.5905320048332214},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.5037023425102234},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.47851336002349854},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.46798062324523926},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.44288238883018494},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4279135465621948},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4278546869754791},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.29607754945755005},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2653213143348694},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.18285906314849854},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1336582601070404},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09265196323394775}],"concepts":[{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.8964976072311401},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6566771864891052},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.6554968953132629},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.6263467073440552},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.601587176322937},{"id":"https://openalex.org/C28719098","wikidata":"https://www.wikidata.org/wiki/Q44946","display_name":"Point (geometry)","level":2,"score":0.5905320048332214},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.5037023425102234},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.47851336002349854},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.46798062324523926},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.44288238883018494},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4279135465621948},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4278546869754791},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.29607754945755005},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2653213143348694},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.18285906314849854},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1336582601070404},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09265196323394775},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2013.6811900","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2013.6811900","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 10th International Conference on ASIC","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320321851","display_name":"Fudan University","ror":"https://ror.org/013q1eq08"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W629937909","https://openalex.org/W2067964949","https://openalex.org/W2092297295","https://openalex.org/W2106476087","https://openalex.org/W2126639080","https://openalex.org/W2141776905","https://openalex.org/W2145633829"],"related_works":["https://openalex.org/W2743305891","https://openalex.org/W3205162826","https://openalex.org/W2122028826","https://openalex.org/W4321510758","https://openalex.org/W4389672975","https://openalex.org/W2110346573","https://openalex.org/W2154454108","https://openalex.org/W2610167993","https://openalex.org/W2056740847","https://openalex.org/W1976439278"],"abstract_inverted_index":{"An":[0,29],"automatic":[1,73],"design":[2,31,74],"method":[3,14,49,64],"for":[4,70],"analog":[5,71],"circuit":[6,72],"is":[7,15,45],"proposed":[8,13,63],"in":[9,47,77],"this":[10,48],"paper.":[11],"The":[12,62],"based":[16],"on":[17],"a":[18,68],"multi-start":[19],"point":[20,32],"optimization":[21,76],"(MSP)":[22],"strategy":[23],"with":[24,37],"an":[25],"embedded":[26],"spice-level":[27,38],"simulator.":[28],"optimal":[30],"can":[33,55,65],"be":[34],"found":[35],"automatically":[36],"accuracy.":[39],"Moreover,":[40],"impact":[41],"of":[42,59],"process":[43,60],"variation":[44],"considered":[46],"such":[50],"that":[51],"the":[52,57],"optimized":[53],"result":[54],"satisfy":[56],"requirement":[58],"corners.":[61],"serve":[66],"as":[67],"tool":[69],"and":[75],"practice.":[78]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
