{"id":"https://openalex.org/W2073350902","doi":"https://doi.org/10.1109/asicon.2013.6811880","title":"A 24 GHz reconfigurable frequency synthesizer for 60 GHz WPAN","display_name":"A 24 GHz reconfigurable frequency synthesizer for 60 GHz WPAN","publication_year":2013,"publication_date":"2013-10-01","ids":{"openalex":"https://openalex.org/W2073350902","doi":"https://doi.org/10.1109/asicon.2013.6811880","mag":"2073350902"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2013.6811880","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2013.6811880","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 10th International Conference on ASIC","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042670795","display_name":"Nagarajan Mahalingam","orcid":"https://orcid.org/0000-0002-9609-4296"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Nagarajan Mahalingam","raw_affiliation_strings":["VIRTUS, Nanyang Technological University, Singapore","VIRTUS, School of Electrical and Electronic Engineering , Nanyang Technological University , Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VIRTUS, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"VIRTUS, School of Electrical and Electronic Engineering , Nanyang Technological University , Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101745546","display_name":"Yi-Sheng Wang","orcid":"https://orcid.org/0000-0002-9216-6766"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Yisheng Wang","raw_affiliation_strings":["VIRTUS, Nanyang Technological University, Singapore","VIRTUS, School of Electrical and Electronic Engineering , Nanyang Technological University , Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VIRTUS, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"VIRTUS, School of Electrical and Electronic Engineering , Nanyang Technological University , Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030141198","display_name":"Kaixue Ma","orcid":"https://orcid.org/0000-0001-8657-2920"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Kaixue Ma","raw_affiliation_strings":["VIRTUS, Nanyang Technological University, Singapore","VIRTUS, School of Electrical and Electronic Engineering , Nanyang Technological University , Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VIRTUS, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"VIRTUS, School of Electrical and Electronic Engineering , Nanyang Technological University , Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063158181","display_name":"Shou Xian Mou","orcid":null},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Shou Xian Mou","raw_affiliation_strings":["VIRTUS, Nanyang Technological University, Singapore","VIRTUS, School of Electrical and Electronic Engineering , Nanyang Technological University , Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VIRTUS, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"VIRTUS, School of Electrical and Electronic Engineering , Nanyang Technological University , Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009974389","display_name":"Kiat Seng Yeo","orcid":"https://orcid.org/0000-0002-4524-707X"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Kiat Seng Yeo","raw_affiliation_strings":["VIRTUS, Nanyang Technological University, Singapore","VIRTUS, School of Electrical and Electronic Engineering , Nanyang Technological University , Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VIRTUS, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"VIRTUS, School of Electrical and Electronic Engineering , Nanyang Technological University , Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.20116371,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.8391276597976685},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.6829558610916138},{"id":"https://openalex.org/keywords/direct-digital-synthesizer","display_name":"Direct digital synthesizer","score":0.6582821607589722},{"id":"https://openalex.org/keywords/frequency-multiplier","display_name":"Frequency multiplier","score":0.6444703340530396},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6152792572975159},{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.6035439372062683},{"id":"https://openalex.org/keywords/bicmos","display_name":"BiCMOS","score":0.5650805234909058},{"id":"https://openalex.org/keywords/wideband","display_name":"Wideband","score":0.564906120300293},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.514656662940979},{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.5023362636566162},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4584599733352661},{"id":"https://openalex.org/keywords/frequency-divider","display_name":"Frequency divider","score":0.45216572284698486},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.38196831941604614},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.37450093030929565},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2149648666381836},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.20851194858551025},{"id":"https://openalex.org/keywords/power-dividers-and-directional-couplers","display_name":"Power dividers and directional couplers","score":0.1881699562072754},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.1282949149608612}],"concepts":[{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.8391276597976685},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.6829558610916138},{"id":"https://openalex.org/C166089067","wikidata":"https://www.wikidata.org/wiki/Q1227465","display_name":"Direct digital synthesizer","level":5,"score":0.6582821607589722},{"id":"https://openalex.org/C146002875","wikidata":"https://www.wikidata.org/wiki/Q1074289","display_name":"Frequency multiplier","level":3,"score":0.6444703340530396},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6152792572975159},{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.6035439372062683},{"id":"https://openalex.org/C62427370","wikidata":"https://www.wikidata.org/wiki/Q173416","display_name":"BiCMOS","level":4,"score":0.5650805234909058},{"id":"https://openalex.org/C2780202535","wikidata":"https://www.wikidata.org/wiki/Q4524457","display_name":"Wideband","level":2,"score":0.564906120300293},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.514656662940979},{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.5023362636566162},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4584599733352661},{"id":"https://openalex.org/C74982907","wikidata":"https://www.wikidata.org/wiki/Q1455624","display_name":"Frequency divider","level":3,"score":0.45216572284698486},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.38196831941604614},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.37450093030929565},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2149648666381836},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.20851194858551025},{"id":"https://openalex.org/C202988678","wikidata":"https://www.wikidata.org/wiki/Q1417986","display_name":"Power dividers and directional couplers","level":2,"score":0.1881699562072754},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.1282949149608612}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2013.6811880","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2013.6811880","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 10th International Conference on ASIC","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.800000011920929,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320766","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1767541126","https://openalex.org/W1970700784","https://openalex.org/W1971248758","https://openalex.org/W1994087514","https://openalex.org/W2009510339","https://openalex.org/W2016167819","https://openalex.org/W2050753687","https://openalex.org/W2109324008","https://openalex.org/W2122744140","https://openalex.org/W2137144139","https://openalex.org/W2171175336"],"related_works":["https://openalex.org/W3095898867","https://openalex.org/W2093119242","https://openalex.org/W2769992427","https://openalex.org/W1975478216","https://openalex.org/W2099990255","https://openalex.org/W2178871507","https://openalex.org/W3207257560","https://openalex.org/W2167684701","https://openalex.org/W2085674059","https://openalex.org/W2185082472"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3],"design":[4],"and":[5,42,52,60,106],"experimental":[6],"measurement":[7],"of":[8,63,67,78,88],"24":[9],"GHz":[10,17,80,83],"phase-locked":[11],"loop":[12,116],"frequency":[13,45],"synthesizer":[14,29,72,98],"for":[15,38,57],"60":[16],"low":[18,47],"power":[19,50,53],"transceiver":[20],"implemented":[21],"in":[22],"0.18":[23],"\u03bcm":[24],"SiGe":[25],"BiCMOS":[26],"process.":[27],"The":[28,71,95],"employs":[30],"a":[31,75,85,111],"novel":[32],"architecture":[33],"with":[34,65,84,114],"multi-coupled":[35],"LC":[36],"tanks":[37],"voltage":[39],"controlled":[40,100],"oscillator":[41],"injection":[43],"locked":[44],"divide-by-2;":[46],"loss":[48],"wideband":[49],"splitter":[51],"combiner;":[54],"reconfigurable":[55],"divider":[56],"both":[58],"integer":[59],"fractional":[61],"mode":[62],"operation":[64],"choice":[66],"multiple":[68],"reference":[69],"frequencies.":[70],"chip":[73],"exhibits":[74],"locking":[76],"range":[77],"23.07":[79],"to":[81],"26.48":[82],"phase":[86],"noise":[87],"-100.2":[89],"dBc/Hz":[90],"at":[91],"1":[92],"MHz":[93],"offset.":[94],"fully":[96],"integrated":[97],"is":[99],"by":[101],"slave":[102],"serial":[103],"peripheral":[104],"interface":[105],"dissipates":[107],"42":[108],"mW":[109],"from":[110],"1.8V":[112],"supply":[113],"external":[115],"filter.":[117]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}