{"id":"https://openalex.org/W1999024551","doi":"https://doi.org/10.1109/asicon.2013.6811871","title":"Folding and interpolation ADC design methodology","display_name":"Folding and interpolation ADC design methodology","publication_year":2013,"publication_date":"2013-10-01","ids":{"openalex":"https://openalex.org/W1999024551","doi":"https://doi.org/10.1109/asicon.2013.6811871","mag":"1999024551"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2013.6811871","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2013.6811871","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 10th International Conference on ASIC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100865047","display_name":"Siqiang Fan","orcid":null},"institutions":[{"id":"https://openalex.org/I81844223","display_name":"Fairchild Semiconductor (United States)","ror":"https://ror.org/03yca1933","country_code":"US","type":"company","lineage":["https://openalex.org/I81844223"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Siqiang Fan","raw_affiliation_strings":["Fairchild Semiconductor Corp., Irvine, CA, USA","Fairchild Semiconductor Corp., Irvine, CA, 92618, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fairchild Semiconductor Corp., Irvine, CA, USA","institution_ids":["https://openalex.org/I81844223"]},{"raw_affiliation_string":"Fairchild Semiconductor Corp., Irvine, CA, 92618, USA","institution_ids":["https://openalex.org/I81844223"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034208427","display_name":"Albert Wang","orcid":"https://orcid.org/0000-0002-0581-5765"},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Albert Wang","raw_affiliation_strings":["Dept. of Electrical Engineering, University of California, Riverside, CA, USA","Department of Electrical Engineering, University of California, Riverside, 92521, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering, University of California, Riverside, CA, USA","institution_ids":["https://openalex.org/I103635307"]},{"raw_affiliation_string":"Department of Electrical Engineering, University of California, Riverside, 92521, USA","institution_ids":["https://openalex.org/I103635307"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100729857","display_name":"Bin Zhao","orcid":"https://orcid.org/0000-0002-2966-0876"},"institutions":[{"id":"https://openalex.org/I81844223","display_name":"Fairchild Semiconductor (United States)","ror":"https://ror.org/03yca1933","country_code":"US","type":"company","lineage":["https://openalex.org/I81844223"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bin Zhao","raw_affiliation_strings":["Fairchild Semiconductor Corp., Irvine, CA, USA","Fairchild Semiconductor Corp., Irvine, CA, 92618, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fairchild Semiconductor Corp., Irvine, CA, USA","institution_ids":["https://openalex.org/I81844223"]},{"raw_affiliation_string":"Fairchild Semiconductor Corp., Irvine, CA, 92618, USA","institution_ids":["https://openalex.org/I81844223"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07721653,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.7256645560264587},{"id":"https://openalex.org/keywords/interpolation","display_name":"Interpolation (computer graphics)","score":0.6483832597732544},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.644929051399231},{"id":"https://openalex.org/keywords/folding","display_name":"Folding (DSP implementation)","score":0.5783300399780273},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5668993592262268},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.49145543575286865},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4260398745536804},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.4136982858181},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.35907745361328125},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.26130276918411255},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2349635362625122},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10365548729896545}],"concepts":[{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.7256645560264587},{"id":"https://openalex.org/C137800194","wikidata":"https://www.wikidata.org/wiki/Q11713455","display_name":"Interpolation (computer graphics)","level":3,"score":0.6483832597732544},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.644929051399231},{"id":"https://openalex.org/C2776545253","wikidata":"https://www.wikidata.org/wiki/Q5464292","display_name":"Folding (DSP implementation)","level":2,"score":0.5783300399780273},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5668993592262268},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.49145543575286865},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4260398745536804},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.4136982858181},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.35907745361328125},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.26130276918411255},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2349635362625122},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10365548729896545},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2013.6811871","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2013.6811871","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 10th International Conference on ASIC","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1505760695","https://openalex.org/W1529494021","https://openalex.org/W2058704340","https://openalex.org/W2113885104","https://openalex.org/W2133090023"],"related_works":["https://openalex.org/W2023858428","https://openalex.org/W4247324130","https://openalex.org/W2538259895","https://openalex.org/W2126963364","https://openalex.org/W4400804331","https://openalex.org/W2218509615","https://openalex.org/W2051287254","https://openalex.org/W2370937376","https://openalex.org/W1489573155","https://openalex.org/W2314025563"],"abstract_inverted_index":{"High-speed":[0],"low-power":[1],"ADCs":[2,100],"with":[3,35],"medium":[4],"resolution":[5],"(8":[6],"to":[7,64,76],"10":[8],"bits)":[9],"are":[10],"important":[11],"building":[12],"blocks":[13],"for":[14,43,105],"high":[15],"performance":[16,65],"systems,":[17],"such":[18,44],"as":[19],"wide":[20],"band":[21],"communication":[22],"data":[23],"links":[24],"and":[25,29,68,89,98,101],"electrical":[26],"testers.":[27],"Folding":[28],"interpolation":[30,69,99],"ADC":[31,116],"balances":[32],"power":[33,48],"consumption":[34],"accuracy,":[36],"which":[37,111],"makes":[38],"it":[39],"a":[40,102,124],"good":[41],"candidate":[42],"applications.":[45],"With":[46],"reduced":[47],"supply":[49],"voltage":[50],"in":[51,123],"advanced":[52],"IC":[53],"processes,":[54],"device":[55,82],"random":[56,83,107],"offset":[57,84,108],"induced":[58],"error":[59],"becomes":[60],"the":[61,81],"main":[62],"limit":[63],"of":[66,96,117],"folding":[67,97],"ADCs.":[70],"A":[71],"key":[72],"design":[73,103],"challenge":[74],"is":[75,112],"improve":[77],"linearity":[78],"by":[79,114],"suppressing":[80],"without":[85],"significantly":[86],"increasing":[87],"area":[88],"power.":[90],"This":[91],"paper":[92],"presents":[93],"operation":[94],"principle":[95],"method":[104],"reducing":[106],"introduced":[109],"errors,":[110],"validated":[113],"an":[115],"57dB":[118],"SNDR":[119],"at":[120],"500Msps":[121],"designed":[122],"0.18\u03bc":[125],"BiCMOS.":[126]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}