{"id":"https://openalex.org/W2072737822","doi":"https://doi.org/10.1109/asicon.2013.6811853","title":"A high-resolution TDC implemented in a 90nm process FPGA","display_name":"A high-resolution TDC implemented in a 90nm process FPGA","publication_year":2013,"publication_date":"2013-10-01","ids":{"openalex":"https://openalex.org/W2072737822","doi":"https://doi.org/10.1109/asicon.2013.6811853","mag":"2072737822"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2013.6811853","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2013.6811853","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 10th International Conference on ASIC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081419061","display_name":"Jinmei Lai","orcid":"https://orcid.org/0009-0003-5238-4720"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Jinmei Lai","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","State Key Laboratory of ASIC and System,Fudan University,Shanghai 201203,China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of ASIC and System,Fudan University,Shanghai 201203,China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020085395","display_name":"Yanquan Luo","orcid":"https://orcid.org/0000-0003-1057-2996"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yanquan Luo","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","State Key Laboratory of ASIC and System,Fudan University,Shanghai 201203,China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of ASIC and System,Fudan University,Shanghai 201203,China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100560218","display_name":"Qi Shao","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qi Shao","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","State Key Laboratory of ASIC and System,Fudan University,Shanghai 201203,China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of ASIC and System,Fudan University,Shanghai 201203,China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Lichun Bao","orcid":null},"institutions":[{"id":"https://openalex.org/I4210166468","display_name":"Beijing Aerospace Flight Control Center","ror":"https://ror.org/007a14354","country_code":"CN","type":"other","lineage":["https://openalex.org/I4210166468"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lichun Bao","raw_affiliation_strings":["Beijing Aerospace Control Center (BACC)","Beijing Aerospace Control Center (BACC), China"],"affiliations":[{"raw_affiliation_string":"Beijing Aerospace Control Center (BACC)","institution_ids":["https://openalex.org/I4210166468"]},{"raw_affiliation_string":"Beijing Aerospace Control Center (BACC), China","institution_ids":["https://openalex.org/I4210166468"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006342653","display_name":"Xueling Liu","orcid":"https://orcid.org/0000-0002-0981-2633"},"institutions":[{"id":"https://openalex.org/I4210166468","display_name":"Beijing Aerospace Flight Control Center","ror":"https://ror.org/007a14354","country_code":"CN","type":"other","lineage":["https://openalex.org/I4210166468"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xueling Liu","raw_affiliation_strings":["Beijing Aerospace Control Center (BACC)","Beijing Aerospace Control Center (BACC), China"],"affiliations":[{"raw_affiliation_string":"Beijing Aerospace Control Center (BACC)","institution_ids":["https://openalex.org/I4210166468"]},{"raw_affiliation_string":"Beijing Aerospace Control Center (BACC), China","institution_ids":["https://openalex.org/I4210166468"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5081419061"],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.2399,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.62292549,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8904561996459961},{"id":"https://openalex.org/keywords/software-portability","display_name":"Software portability","score":0.801356852054596},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7562823295593262},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.6216855645179749},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.514228105545044},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5058791041374207},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.47748303413391113},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.46378907561302185},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3669246435165405},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.06562384963035583}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8904561996459961},{"id":"https://openalex.org/C63000827","wikidata":"https://www.wikidata.org/wiki/Q3080428","display_name":"Software portability","level":2,"score":0.801356852054596},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7562823295593262},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.6216855645179749},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.514228105545044},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5058791041374207},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.47748303413391113},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.46378907561302185},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3669246435165405},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.06562384963035583},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2013.6811853","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2013.6811853","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 10th International Conference on ASIC","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.41999998688697815}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2039084190","https://openalex.org/W2099286176","https://openalex.org/W2102674458","https://openalex.org/W2119220251","https://openalex.org/W2126008551","https://openalex.org/W2138404659","https://openalex.org/W2148367377","https://openalex.org/W2159280205","https://openalex.org/W2166268103","https://openalex.org/W2555253653","https://openalex.org/W6681745404"],"related_works":["https://openalex.org/W2544043553","https://openalex.org/W2546284597","https://openalex.org/W2348562861","https://openalex.org/W2170552397","https://openalex.org/W2540393334","https://openalex.org/W2390042878","https://openalex.org/W2062932566","https://openalex.org/W2085828379","https://openalex.org/W2271847574","https://openalex.org/W2017144313"],"abstract_inverted_index":{"This":[0],"paper":[1],"represents":[2],"a":[3,10,17,46,52,57,70,75,81,84],"Time-to-digital":[4],"Converter":[5],"(TDC)":[6],"architecture":[7,14,44,101,127],"based":[8],"in":[9,63,90,99,103],"FPGA.":[11],"The":[12,36],"proposed":[13],"relies":[15],"on":[16,83],"single":[18],"tapped-delay":[19],"line":[20],"to":[21,79,129],"implement":[22],"time-to-digital":[23],"conversion,":[24],"taking":[25],"advantage":[26],"of":[27,38,49,72,77,95,110,113,120],"the":[28,64,91,96,100,108,114],"fast":[29],"dedicated":[30],"carry":[31],"chains":[32],"available":[33],"within":[34],"FPGAs.":[35],"results":[37],"post-route":[39],"simulation":[40],"indicate":[41],"that":[42,60],"this":[43,67,104,125],"offered":[45],"time":[47],"resolution":[48,71],"34ps":[50],"with":[51,116],"12":[53],"ps":[54],"precision.":[55],"In":[56],"Virtex-4":[58],"FPGA":[59,85],"is":[61],"fabricated":[62],"90nm":[65],"process":[66],"structure":[68],"achieved":[69],"48ps":[73],"and":[74,93],"precision":[76],"35ps.Commonly,":[78],"design":[80],"TDC":[82,126],"requires":[86],"iterative":[87],"manual":[88,121],"adjustment":[89],"placement":[92],"route":[94],"circuit;":[97],"however,":[98],"presented":[102],"paper,":[105],"we":[106],"controls":[107],"performance":[109],"pivotal":[111],"parts":[112],"circuit":[115],"user":[117],"constraints":[118],"instead":[119],"adjustment,":[122],"which":[123],"makes":[124],"access":[128],"portability.":[130]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-04-16T08:26:57.006410","created_date":"2025-10-10T00:00:00"}