{"id":"https://openalex.org/W2067581760","doi":"https://doi.org/10.1109/asicon.2013.6811842","title":"Variation-aware subthreshold logic circuit design","display_name":"Variation-aware subthreshold logic circuit design","publication_year":2013,"publication_date":"2013-10-01","ids":{"openalex":"https://openalex.org/W2067581760","doi":"https://doi.org/10.1109/asicon.2013.6811842","mag":"2067581760"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2013.6811842","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2013.6811842","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 10th International Conference on ASIC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004321250","display_name":"Hiroshi Fuketa","orcid":"https://orcid.org/0000-0003-0171-6679"},"institutions":[{"id":"https://openalex.org/I74640424","display_name":"Advanced Institute of Industrial Technology","ror":"https://ror.org/04f9apy08","country_code":"JP","type":"education","lineage":["https://openalex.org/I74640424"]},{"id":"https://openalex.org/I161296585","display_name":"Tokyo University of Science","ror":"https://ror.org/05sj3n476","country_code":"JP","type":"education","lineage":["https://openalex.org/I161296585"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Hiroshi Fuketa","raw_affiliation_strings":["Institute of Industrial Science, University of Tokyo, Japan","Institute of Industrial Science, Univ. of Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Institute of Industrial Science, University of Tokyo, Japan","institution_ids":[]},{"raw_affiliation_string":"Institute of Industrial Science, Univ. of Tokyo, Japan","institution_ids":["https://openalex.org/I74640424","https://openalex.org/I161296585"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043884951","display_name":"Ryo Takahashi","orcid":"https://orcid.org/0000-0001-5045-341X"},"institutions":[{"id":"https://openalex.org/I161296585","display_name":"Tokyo University of Science","ror":"https://ror.org/05sj3n476","country_code":"JP","type":"education","lineage":["https://openalex.org/I161296585"]},{"id":"https://openalex.org/I74640424","display_name":"Advanced Institute of Industrial Technology","ror":"https://ror.org/04f9apy08","country_code":"JP","type":"education","lineage":["https://openalex.org/I74640424"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Ryo Takahashi","raw_affiliation_strings":["Institute of Industrial Science, University of Tokyo, Japan","Institute of Industrial Science, Univ. of Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Institute of Industrial Science, University of Tokyo, Japan","institution_ids":[]},{"raw_affiliation_string":"Institute of Industrial Science, Univ. of Tokyo, Japan","institution_ids":["https://openalex.org/I74640424","https://openalex.org/I161296585"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003282110","display_name":"Makoto Takamiya","orcid":"https://orcid.org/0000-0003-0289-7790"},"institutions":[{"id":"https://openalex.org/I74640424","display_name":"Advanced Institute of Industrial Technology","ror":"https://ror.org/04f9apy08","country_code":"JP","type":"education","lineage":["https://openalex.org/I74640424"]},{"id":"https://openalex.org/I161296585","display_name":"Tokyo University of Science","ror":"https://ror.org/05sj3n476","country_code":"JP","type":"education","lineage":["https://openalex.org/I161296585"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Makoto Takamiya","raw_affiliation_strings":["Institute of Industrial Science, University of Tokyo, Japan","Institute of Industrial Science, Univ. of Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Institute of Industrial Science, University of Tokyo, Japan","institution_ids":[]},{"raw_affiliation_string":"Institute of Industrial Science, Univ. of Tokyo, Japan","institution_ids":["https://openalex.org/I74640424","https://openalex.org/I161296585"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005079654","display_name":"Masahiro Nomura","orcid":"https://orcid.org/0000-0003-3706-4836"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Masahiro Nomura","raw_affiliation_strings":["Semiconductor Technology Academic Research Center -(STARC), Japan","Semiconductor Technology Academic Research Center (STARC), Japan"],"affiliations":[{"raw_affiliation_string":"Semiconductor Technology Academic Research Center -(STARC), Japan","institution_ids":[]},{"raw_affiliation_string":"Semiconductor Technology Academic Research Center (STARC), Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008563407","display_name":"Hirofumi Shinohara","orcid":"https://orcid.org/0000-0001-5589-8397"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hirofumi Shinohara","raw_affiliation_strings":["Semiconductor Technology Academic Research Center -(STARC), Japan","Semiconductor Technology Academic Research Center (STARC), Japan"],"affiliations":[{"raw_affiliation_string":"Semiconductor Technology Academic Research Center -(STARC), Japan","institution_ids":[]},{"raw_affiliation_string":"Semiconductor Technology Academic Research Center (STARC), Japan","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112189116","display_name":"Takayasu Sakurai","orcid":null},"institutions":[{"id":"https://openalex.org/I74640424","display_name":"Advanced Institute of Industrial Technology","ror":"https://ror.org/04f9apy08","country_code":"JP","type":"education","lineage":["https://openalex.org/I74640424"]},{"id":"https://openalex.org/I161296585","display_name":"Tokyo University of Science","ror":"https://ror.org/05sj3n476","country_code":"JP","type":"education","lineage":["https://openalex.org/I161296585"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takayasu Sakurai","raw_affiliation_strings":["Institute of Industrial Science, University of Tokyo, Japan","Institute of Industrial Science, Univ. of Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Institute of Industrial Science, University of Tokyo, Japan","institution_ids":[]},{"raw_affiliation_string":"Institute of Industrial Science, Univ. of Tokyo, Japan","institution_ids":["https://openalex.org/I74640424","https://openalex.org/I161296585"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5004321250"],"corresponding_institution_ids":["https://openalex.org/I161296585","https://openalex.org/I74640424"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.12325433,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"2","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.9389581680297852},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6887158155441284},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6357148289680481},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5755078792572021},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.565996527671814},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5368064045906067},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5264473557472229},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.5224846005439758},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5012483596801758},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.44937682151794434},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3929135799407959},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3053792417049408},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2852237820625305},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27049413323402405},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.19205307960510254},{"id":"https://openalex.org/keywords/printed-circuit-board","display_name":"Printed circuit board","score":0.08370029926300049}],"concepts":[{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.9389581680297852},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6887158155441284},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6357148289680481},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5755078792572021},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.565996527671814},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5368064045906067},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5264473557472229},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.5224846005439758},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5012483596801758},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.44937682151794434},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3929135799407959},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3053792417049408},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2852237820625305},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27049413323402405},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.19205307960510254},{"id":"https://openalex.org/C120793396","wikidata":"https://www.wikidata.org/wiki/Q173350","display_name":"Printed circuit board","level":2,"score":0.08370029926300049}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2013.6811842","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2013.6811842","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 10th International Conference on ASIC","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/12","score":0.4000000059604645,"display_name":"Responsible consumption and production"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2082591327","https://openalex.org/W2171566066","https://openalex.org/W3023368799","https://openalex.org/W2159448561","https://openalex.org/W2108396794","https://openalex.org/W2096750766","https://openalex.org/W1593138522","https://openalex.org/W2118487491","https://openalex.org/W2127519131","https://openalex.org/W2539423522"],"abstract_inverted_index":{"Subthreshold":[0],"logic":[1,34],"circuits":[2,15],"are":[3,16],"one":[4],"of":[5],"promising":[6],"solutions":[7],"to":[8,19],"achieve":[9],"ultra-low":[10],"power":[11],"operation.":[12],"However,":[13],"subthreshold":[14,33],"significantly":[17],"sensitive":[18],"manufacturing":[20],"and":[21,47],"environmental":[22],"variability.":[23],"In":[24],"this":[25],"paper,":[26],"we":[27],"will":[28],"discuss":[29],"design":[30],"challenges":[31],"in":[32,39],"circuits,":[35],"such":[36],"as":[37],"rise":[38],"a":[40],"minimum":[41],"operating":[42],"voltage,":[43],"signal":[44],"integrity":[45],"degradation,":[46],"large":[48],"delay":[49],"variations.":[50]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}