{"id":"https://openalex.org/W1966692412","doi":"https://doi.org/10.1109/asicon.2011.6157358","title":"Auto-assign method for large scale flip-chip package design","display_name":"Auto-assign method for large scale flip-chip package design","publication_year":2011,"publication_date":"2011-10-01","ids":{"openalex":"https://openalex.org/W1966692412","doi":"https://doi.org/10.1109/asicon.2011.6157358","mag":"1966692412"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2011.6157358","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2011.6157358","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 9th IEEE International Conference on ASIC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072270003","display_name":"Haitao Han","orcid":"https://orcid.org/0000-0002-4911-7643"},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]},{"id":"https://openalex.org/I4210126794","display_name":"IBM Research (China)","ror":"https://ror.org/02yg1pf55","country_code":"CN","type":"company","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210126794"]}],"countries":["CN","US"],"is_corresponding":true,"raw_author_name":"Haitao Han","raw_affiliation_strings":["IBM GCG Systems & Technology Lab, China","IBM GCG Systems & Technology Lab, China"],"affiliations":[{"raw_affiliation_string":"IBM GCG Systems & Technology Lab, China","institution_ids":["https://openalex.org/I4210126794"]},{"raw_affiliation_string":"IBM GCG Systems & Technology Lab, China","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109530840","display_name":"Wen Yin","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]},{"id":"https://openalex.org/I4210126794","display_name":"IBM Research (China)","ror":"https://ror.org/02yg1pf55","country_code":"CN","type":"company","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210126794"]}],"countries":["CN","US"],"is_corresponding":false,"raw_author_name":"Wen Yin","raw_affiliation_strings":["IBM GCG Systems & Technology Lab, China","IBM GCG Systems & Technology Lab, China"],"affiliations":[{"raw_affiliation_string":"IBM GCG Systems & Technology Lab, China","institution_ids":["https://openalex.org/I4210126794"]},{"raw_affiliation_string":"IBM GCG Systems & Technology Lab, China","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100631558","display_name":"Wenqian Wang","orcid":"https://orcid.org/0000-0003-0285-9786"},"institutions":[{"id":"https://openalex.org/I4210126794","display_name":"IBM Research (China)","ror":"https://ror.org/02yg1pf55","country_code":"CN","type":"company","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210126794"]},{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["CN","US"],"is_corresponding":false,"raw_author_name":"Wenqian Wang","raw_affiliation_strings":["IBM GCG Systems & Technology Lab, China","IBM GCG Systems & Technology Lab, China"],"affiliations":[{"raw_affiliation_string":"IBM GCG Systems & Technology Lab, China","institution_ids":["https://openalex.org/I4210126794"]},{"raw_affiliation_string":"IBM GCG Systems & Technology Lab, China","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111523553","display_name":"Zegui Pang","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]},{"id":"https://openalex.org/I4210126794","display_name":"IBM Research (China)","ror":"https://ror.org/02yg1pf55","country_code":"CN","type":"company","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210126794"]}],"countries":["CN","US"],"is_corresponding":false,"raw_author_name":"Zegui Pang","raw_affiliation_strings":["IBM GCG Systems & Technology Lab, China","IBM GCG Systems & Technology Lab, China"],"affiliations":[{"raw_affiliation_string":"IBM GCG Systems & Technology Lab, China","institution_ids":["https://openalex.org/I4210126794"]},{"raw_affiliation_string":"IBM GCG Systems & Technology Lab, China","institution_ids":["https://openalex.org/I1341412227"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5072270003"],"corresponding_institution_ids":["https://openalex.org/I1341412227","https://openalex.org/I4210126794"],"apc_list":null,"apc_paid":null,"fwci":0.265,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.58089717,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"929","last_page":"932"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11159","display_name":"Manufacturing Process and Optimization","score":0.9950000047683716,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9907000064849854,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.8273651003837585},{"id":"https://openalex.org/keywords/quad-flat-no-leads-package","display_name":"Quad Flat No-leads package","score":0.7786390781402588},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6664153933525085},{"id":"https://openalex.org/keywords/package-on-package","display_name":"Package on package","score":0.6662840843200684},{"id":"https://openalex.org/keywords/flip-chip","display_name":"Flip chip","score":0.6555382013320923},{"id":"https://openalex.org/keywords/chip-scale-package","display_name":"Chip-scale package","score":0.63410484790802},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5496375560760498},{"id":"https://openalex.org/keywords/integrated-circuit-packaging","display_name":"Integrated circuit packaging","score":0.5364789366722107},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.49712541699409485},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4781659245491028},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4762333035469055},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4221586585044861},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3746660351753235},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.35549867153167725},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.35355788469314575},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21971121430397034},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20624837279319763},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1327958106994629},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08834695816040039},{"id":"https://openalex.org/keywords/wafer-dicing","display_name":"Wafer dicing","score":0.0802331268787384}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.8273651003837585},{"id":"https://openalex.org/C162877825","wikidata":"https://www.wikidata.org/wiki/Q2121809","display_name":"Quad Flat No-leads package","level":4,"score":0.7786390781402588},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6664153933525085},{"id":"https://openalex.org/C184788189","wikidata":"https://www.wikidata.org/wiki/Q130652","display_name":"Package on package","level":4,"score":0.6662840843200684},{"id":"https://openalex.org/C79072407","wikidata":"https://www.wikidata.org/wiki/Q432439","display_name":"Flip chip","level":4,"score":0.6555382013320923},{"id":"https://openalex.org/C126233035","wikidata":"https://www.wikidata.org/wiki/Q5101572","display_name":"Chip-scale package","level":3,"score":0.63410484790802},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5496375560760498},{"id":"https://openalex.org/C186260285","wikidata":"https://www.wikidata.org/wiki/Q759494","display_name":"Integrated circuit packaging","level":3,"score":0.5364789366722107},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.49712541699409485},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4781659245491028},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4762333035469055},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4221586585044861},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3746660351753235},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.35549867153167725},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.35355788469314575},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21971121430397034},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20624837279319763},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1327958106994629},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08834695816040039},{"id":"https://openalex.org/C165013422","wikidata":"https://www.wikidata.org/wiki/Q4388382","display_name":"Wafer dicing","level":3,"score":0.0802331268787384},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C68928338","wikidata":"https://www.wikidata.org/wiki/Q131790","display_name":"Adhesive","level":3,"score":0.0},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.0},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.0},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2011.6157358","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2011.6157358","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 9th IEEE International Conference on ASIC","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4699999988079071,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2053654711","https://openalex.org/W1997600377","https://openalex.org/W3048066612","https://openalex.org/W2002099348","https://openalex.org/W2118477970","https://openalex.org/W1983742508","https://openalex.org/W2040669575","https://openalex.org/W3048074056","https://openalex.org/W4310904614","https://openalex.org/W2169692905"],"abstract_inverted_index":{"The":[0,72],"package":[1,45,63,75],"size":[2,12],"for":[3,18,62,67],"Application-Specific":[4],"Integrated":[5],"Circuit":[6],"(ASIC)":[7],"becomes":[8],"larger;":[9],"the":[10,49,106],"mainstream":[11],"is":[13,65,79,99,114],"above":[14],"50mm":[15,17],"*":[16],"current":[19,88],"communication":[20],"and":[21,33],"networking":[22],"ASICs":[23],"with":[24],"more":[25,32,34],"than":[26],"2000":[27],"IOs.":[28],"It":[29],"will":[30],"take":[31],"time":[35,69,83],"to":[36,44,80,84,104],"assign":[37,111],"logical":[38],"connections":[39,76],"from":[40],"chip":[41],"solder":[42,46],"bump":[43],"ball":[47],"across":[48],"substrate":[50],"before":[51],"layout":[52],"design":[53,64],"start,":[54],"so":[55,117],"an":[56],"effective":[57],"method":[58,112],"of":[59,74,94,108],"automatic":[60,110],"assignment":[61],"key":[66],"turn-around":[68],"(TAT)":[70],"reduction.":[71],"benefit":[73],"TAT":[77],"reduction":[78],"drive":[81],"fast":[82],"market":[85],"based":[86],"upon":[87],"chip-package":[89],"co-design":[90],"methodology.":[91],"An":[92],"example":[93],"real":[95],"ASIC":[96],"in":[97,101,116],"production":[98],"presented":[100],"this":[102,109],"paper":[103],"demonstrate":[105],"effectiveness":[107],"that":[113],"integrated":[115],"called":[118],"Auto-Assign":[119],"tool.":[120]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}