{"id":"https://openalex.org/W2039189072","doi":"https://doi.org/10.1109/asicon.2011.6157311","title":"A control scheme for a 65nm 32×32b 4-read 2-write register file","display_name":"A control scheme for a 65nm 32×32b 4-read 2-write register file","publication_year":2011,"publication_date":"2011-10-01","ids":{"openalex":"https://openalex.org/W2039189072","doi":"https://doi.org/10.1109/asicon.2011.6157311","mag":"2039189072"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2011.6157311","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2011.6157311","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 9th IEEE International Conference on ASIC","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066674438","display_name":"Jun Han","orcid":"https://orcid.org/0000-0002-5245-0754"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jun Han","raw_affiliation_strings":["State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","State Key Laboratory of ASIC and System,Fudan University,Shanghai 201203,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of ASIC and System,Fudan University,Shanghai 201203,China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100343567","display_name":"Xingxing Zhang","orcid":"https://orcid.org/0000-0002-9838-6962"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xingxing Zhang","raw_affiliation_strings":["State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","State Key Laboratory of ASIC and System,Fudan University,Shanghai 201203,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of ASIC and System,Fudan University,Shanghai 201203,China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110312724","display_name":"Baoyu Xiong","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Baoyu Xiong","raw_affiliation_strings":["State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","State Key Laboratory of ASIC and System,Fudan University,Shanghai 201203,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of ASIC and System,Fudan University,Shanghai 201203,China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017560036","display_name":"Zhiyi Yu","orcid":"https://orcid.org/0000-0002-8802-0457"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhiyi Yu","raw_affiliation_strings":["State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","State Key Laboratory of ASIC and System,Fudan University,Shanghai 201203,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of ASIC and System,Fudan University,Shanghai 201203,China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5115590332","display_name":"Xiaoyang Zeng","orcid":"https://orcid.org/0000-0003-3986-137X"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoyang Zeng","raw_affiliation_strings":["State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","State Key Laboratory of ASIC and System,Fudan University,Shanghai 201203,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of ASIC and System,Fudan University,Shanghai 201203,China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.08735214,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"739","last_page":"742"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.8736338019371033},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7622984647750854},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6031942963600159},{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"Sense amplifier","score":0.5661583542823792},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4873259961605072},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4868599772453308},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.48317113518714905},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4821905195713043},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.4561648964881897},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.4483456015586853},{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.4424266517162323},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.42792636156082153},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.23933181166648865},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.21359190344810486},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18549880385398865},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.13696837425231934},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12250801920890808},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.09502294659614563}],"concepts":[{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.8736338019371033},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7622984647750854},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6031942963600159},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.5661583542823792},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4873259961605072},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4868599772453308},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.48317113518714905},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4821905195713043},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.4561648964881897},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4483456015586853},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.4424266517162323},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.42792636156082153},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.23933181166648865},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.21359190344810486},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18549880385398865},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.13696837425231934},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12250801920890808},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.09502294659614563},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2011.6157311","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2011.6157311","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 9th IEEE International Conference on ASIC","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1500502953","https://openalex.org/W1518236483","https://openalex.org/W1607429028","https://openalex.org/W2042655382","https://openalex.org/W2171212820","https://openalex.org/W6636192443","https://openalex.org/W6660768610"],"related_works":["https://openalex.org/W1989140377","https://openalex.org/W2783673891","https://openalex.org/W2603452430","https://openalex.org/W4386292978","https://openalex.org/W2621175092","https://openalex.org/W2601218717","https://openalex.org/W2241826671","https://openalex.org/W2808047166","https://openalex.org/W2803734506","https://openalex.org/W2182874806"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"a":[3,7,64,70,123],"control":[4,26],"scheme":[5],"for":[6],"32\u00d732bit":[8],"4-read,":[9],"2-write":[10],"register":[11,37],"file":[12,38],"operating":[13],"in":[14,57],"1.25GHz":[15],"with":[16,118],"TSMC":[17],"65nm":[18],"LP":[19],"(low-power)":[20],"process.":[21],"Signals":[22],"from":[23],"the":[24,36,48,51,54,77,93,100,110,119],"timing":[25,112],"module":[27],"can":[28,39],"tolerate":[29],"short":[30],"clock":[31,44],"pulse,":[32],"which":[33],"ensures":[34],"that":[35,50,106],"work":[40],"well":[41,68],"on":[42],"high":[43],"frequency.":[45],"Due":[46],"to":[47,62,75],"fact":[49],"delay":[52],"of":[53,80,99,127,133],"word-line":[55],"driver":[56,66],"this":[58,84,107],"design":[59],"is":[60,73],"easy":[61],"match,":[63],"dummy":[65,71,94],"as":[67,69],"cell":[72,102],"used":[74],"generate":[76],"enable":[78],"signal":[79],"sense":[81],"amplifier.":[82],"And":[83],"self-timing":[85],"approach":[86,108],"has":[87],"small":[88],"area":[89],"overhead":[90],"introduced":[91],"by":[92],"circuits":[95],"(only":[96],"about":[97,125],"0.24%":[98],"total":[101],"area).":[103],"Results":[104],"show":[105],"reduces":[109],"required":[111],"margin":[113],"and":[114,131],"power":[115,134],"consumption":[116],"compared":[117],"inverter-chain":[120],"technique.":[121],"As":[122],"result,":[124],"8%":[126],"read":[128],"speed":[129],"improvement":[130],"10.8%":[132],"reduction":[135],"could":[136],"be":[137],"achieved.":[138]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}