{"id":"https://openalex.org/W1982523400","doi":"https://doi.org/10.1109/asicon.2011.6157298","title":"Automatic compilation flow for a coarse-grained reconfigurable processor","display_name":"Automatic compilation flow for a coarse-grained reconfigurable processor","publication_year":2011,"publication_date":"2011-10-01","ids":{"openalex":"https://openalex.org/W1982523400","doi":"https://doi.org/10.1109/asicon.2011.6157298","mag":"1982523400"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2011.6157298","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2011.6157298","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 9th IEEE International Conference on ASIC","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079347067","display_name":"Hao Wang","orcid":"https://orcid.org/0000-0003-3175-887X"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hao Wang","raw_affiliation_strings":["School of Microelecironics, Shanghai Jiao Tong University, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelecironics, Shanghai Jiao Tong University, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043703962","display_name":"Weiguang Sheng","orcid":"https://orcid.org/0000-0002-7831-526X"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weiguang Sheng","raw_affiliation_strings":["School of Microelecironics, Shanghai Jiao Tong University, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelecironics, Shanghai Jiao Tong University, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101583945","display_name":"Weifeng He","orcid":"https://orcid.org/0000-0002-7753-644X"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weifeng He","raw_affiliation_strings":["School of Microelecironics, Shanghai Jiao Tong University, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelecironics, Shanghai Jiao Tong University, China","institution_ids":["https://openalex.org/I183067930"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I183067930"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"687","last_page":"690"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.88869309425354},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8786298036575317},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6719973087310791},{"id":"https://openalex.org/keywords/control-flow-graph","display_name":"Control flow graph","score":0.5345441699028015},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.5023086071014404},{"id":"https://openalex.org/keywords/interprocedural-optimization","display_name":"Interprocedural optimization","score":0.4787411093711853},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.46824467182159424},{"id":"https://openalex.org/keywords/automatic-parallelization","display_name":"Automatic parallelization","score":0.4609855115413666},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.4348718822002411},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.42826470732688904},{"id":"https://openalex.org/keywords/data-flow-analysis","display_name":"Data-flow analysis","score":0.4230422377586365},{"id":"https://openalex.org/keywords/compile-time","display_name":"Compile time","score":0.4151780903339386},{"id":"https://openalex.org/keywords/optimizing-compiler","display_name":"Optimizing compiler","score":0.3972049951553345},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3801780939102173},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.31980788707733154},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.20907768607139587},{"id":"https://openalex.org/keywords/loop-optimization","display_name":"Loop optimization","score":0.14262840151786804},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.07600724697113037}],"concepts":[{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.88869309425354},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8786298036575317},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6719973087310791},{"id":"https://openalex.org/C27458966","wikidata":"https://www.wikidata.org/wiki/Q1187693","display_name":"Control flow graph","level":2,"score":0.5345441699028015},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.5023086071014404},{"id":"https://openalex.org/C111564260","wikidata":"https://www.wikidata.org/wiki/Q4288856","display_name":"Interprocedural optimization","level":5,"score":0.4787411093711853},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.46824467182159424},{"id":"https://openalex.org/C164833996","wikidata":"https://www.wikidata.org/wiki/Q2323839","display_name":"Automatic parallelization","level":3,"score":0.4609855115413666},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.4348718822002411},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.42826470732688904},{"id":"https://openalex.org/C88468194","wikidata":"https://www.wikidata.org/wiki/Q1172416","display_name":"Data-flow analysis","level":3,"score":0.4230422377586365},{"id":"https://openalex.org/C200833197","wikidata":"https://www.wikidata.org/wiki/Q333707","display_name":"Compile time","level":3,"score":0.4151780903339386},{"id":"https://openalex.org/C190902152","wikidata":"https://www.wikidata.org/wiki/Q1325106","display_name":"Optimizing compiler","level":3,"score":0.3972049951553345},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3801780939102173},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.31980788707733154},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.20907768607139587},{"id":"https://openalex.org/C29331672","wikidata":"https://www.wikidata.org/wiki/Q3354468","display_name":"Loop optimization","level":4,"score":0.14262840151786804},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.07600724697113037},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2011.6157298","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2011.6157298","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 9th IEEE International Conference on ASIC","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1822968287","https://openalex.org/W1974169079","https://openalex.org/W2025787141","https://openalex.org/W2036673855","https://openalex.org/W2090068045","https://openalex.org/W2117105306","https://openalex.org/W2162613226","https://openalex.org/W2165099691","https://openalex.org/W2539352587","https://openalex.org/W4254944975"],"related_works":["https://openalex.org/W2151163382","https://openalex.org/W1999711970","https://openalex.org/W2162436812","https://openalex.org/W1968803687","https://openalex.org/W4256382613","https://openalex.org/W1966848517","https://openalex.org/W4240983189","https://openalex.org/W2065971634","https://openalex.org/W4246225894","https://openalex.org/W1991882640"],"abstract_inverted_index":{"Reconfigurable":[0],"processor":[1],"is":[2,84,111],"widely":[3],"used":[4],"in":[5,113],"multimedia":[6],"applications.":[7],"Its":[8],"performance":[9],"depends":[10],"not":[11],"only":[12],"on":[13,19],"good":[14],"hardware":[15],"design":[16],"but":[17],"also":[18],"compilers":[20],"that":[21,94],"can":[22,98],"quickly":[23],"create":[24],"efficient":[25],"configurations.":[26],"This":[27],"paper":[28],"describes":[29],"an":[30],"automatic":[31],"compilation":[32,96],"flow":[33,59,97],"for":[34,79],"REmus-a":[35],"coarse-grained":[36],"reconfigurable":[37,71],"processor.":[38,119],"The":[39,61,74],"front-end":[40],"of":[41,63,76,89,117],"the":[42,52,64,67,70,77,80,95,100],"compiler":[43,65,78],"extracts":[44],"code":[45,87,102],"sections":[46],"with":[47,86,115],"high":[48],"parallelism":[49],"degree":[50],"from":[51],"application":[53,82],"and":[54,106],"generates":[55],"corresponding":[56],"DFGs":[57,68],"(data":[58],"graph).":[60],"back-end":[62],"maps":[66],"onto":[69,103],"computing":[72],"array.":[73],"suitability":[75],"target":[81],"domain":[83],"illustrated":[85],"samples":[88],"MPEG-2.":[90],"Experimental":[91],"results":[92],"indicate":[93],"map":[99],"C":[101],"REmus":[104],"automatically":[105],"4.49\u00d7":[107],"to":[108],"6.23\u00d7":[109],"speed-up":[110],"achieved":[112],"comparison":[114],"implementation":[116],"general-purpose":[118]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}