{"id":"https://openalex.org/W1985658877","doi":"https://doi.org/10.1109/asicon.2011.6157289","title":"An efficient 90nm technology-node GHz transceiver of on-chip global interconnect","display_name":"An efficient 90nm technology-node GHz transceiver of on-chip global interconnect","publication_year":2011,"publication_date":"2011-10-01","ids":{"openalex":"https://openalex.org/W1985658877","doi":"https://doi.org/10.1109/asicon.2011.6157289","mag":"1985658877"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2011.6157289","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2011.6157289","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 9th IEEE International Conference on ASIC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Zaixiao Zheng","orcid":null},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Zaixiao Zheng","raw_affiliation_strings":["Department of Microelectronics, Shanghai JiaoTong University, Shanghai, China","Department of Microelectronics, Shanghai JiaoTong University, 200240, China"],"affiliations":[{"raw_affiliation_string":"Department of Microelectronics, Shanghai JiaoTong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]},{"raw_affiliation_string":"Department of Microelectronics, Shanghai JiaoTong University, 200240, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103236320","display_name":"Zhigang Mao","orcid":"https://orcid.org/0000-0001-9431-9853"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhigang Mao","raw_affiliation_strings":["Department of Microelectronics, Shanghai JiaoTong University, Shanghai, China","Department of Microelectronics, Shanghai JiaoTong University, 200240, China"],"affiliations":[{"raw_affiliation_string":"Department of Microelectronics, Shanghai JiaoTong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]},{"raw_affiliation_string":"Department of Microelectronics, Shanghai JiaoTong University, 200240, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008057183","display_name":"Jianfei Jiang","orcid":"https://orcid.org/0000-0002-5521-6197"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianfei Jiang","raw_affiliation_strings":["Department of Microelectronics, Shanghai JiaoTong University, Shanghai, China","Department of Microelectronics, Shanghai JiaoTong University, 200240, China"],"affiliations":[{"raw_affiliation_string":"Department of Microelectronics, Shanghai JiaoTong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]},{"raw_affiliation_string":"Department of Microelectronics, Shanghai JiaoTong University, 200240, China","institution_ids":["https://openalex.org/I183067930"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I183067930"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06314156,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"e87 c","issue":null,"first_page":"649","last_page":"652"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.8667761087417603},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7304352521896362},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6706474423408508},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5584567785263062},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.538362979888916},{"id":"https://openalex.org/keywords/repeater","display_name":"Repeater (horology)","score":0.47442716360092163},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35879087448120117},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3019263744354248},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.19038480520248413}],"concepts":[{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.8667761087417603},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7304352521896362},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6706474423408508},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5584567785263062},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.538362979888916},{"id":"https://openalex.org/C195545963","wikidata":"https://www.wikidata.org/wiki/Q1469803","display_name":"Repeater (horology)","level":3,"score":0.47442716360092163},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35879087448120117},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3019263744354248},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.19038480520248413},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2011.6157289","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2011.6157289","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 9th IEEE International Conference on ASIC","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.699999988079071,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1526721758","https://openalex.org/W2058996914","https://openalex.org/W2090178447","https://openalex.org/W2127341531","https://openalex.org/W2144606375","https://openalex.org/W2146306637","https://openalex.org/W2148342678","https://openalex.org/W2155062435","https://openalex.org/W6631457617"],"related_works":["https://openalex.org/W2783437851","https://openalex.org/W4249165909","https://openalex.org/W2776248796","https://openalex.org/W1672137312","https://openalex.org/W1490913644","https://openalex.org/W1650483958","https://openalex.org/W2136659592","https://openalex.org/W2115569193","https://openalex.org/W1993470621","https://openalex.org/W2161127017"],"abstract_inverted_index":{"Today":[0],"high":[1,42],"speed":[2,43],"signal":[3],"transmission":[4,26],"system":[5,138],"for":[6],"on":[7,60,70,108,118,127],"chip":[8,71],"global":[9,72,101,122],"interconnect":[10,116,123],"requires":[11],"elaborate":[12],"design":[13,18,105],"of":[14,20,68,79,99,143],"the":[15,25,36,61,65,69,77,80,84,89,97,100,109,129],"transceiver.":[16],"The":[17,121],"goal":[19],"transceiver":[21,53,104],"is":[22,106,128],"to":[23,95,134,151],"ensure":[24],"obtains":[27],"an":[28,50],"improvement":[29],"in":[30,41,148],"latency":[31,141],"and":[32,82,113,145],"power,":[33],"which":[34,54],"are":[35],"two":[37],"most":[38],"important":[39],"factors":[40],"transmission.":[44],"In":[45],"this":[46,137],"paper,":[47],"we":[48,75,125],"present":[49],"efficient":[51],"structured":[52],"implements":[55],"low":[56],"swing":[57],"technology":[58,112],"based":[59,107],"differential":[62],"structure":[63,81,117],"with":[64,88],"accurate":[66],"modeling":[67],"interconnect.":[73,102],"And":[74],"give":[76],"principals":[78],"compare":[83],"optimized":[85],"simulation":[86],"results":[87],"traditional":[90],"inverter":[91],"insertion":[92],"method":[93],"used":[94],"decrease":[96],"delay":[98],"Our":[103],"90nm":[110,115],"CMOS":[111],"TSMC":[114],"Metal":[119],"5.":[120],"length":[124,131],"focus":[126],"general":[130],"10mm.":[132],"Compared":[133],"repeater":[135],"insertion,":[136],"has":[139],"a":[140],"advantage":[142,147],"17%":[144],"remarkable":[146],"power":[149],"up":[150],"33.9%.":[152]},"counts_by_year":[],"updated_date":"2026-04-21T08:09:41.155169","created_date":"2025-10-10T00:00:00"}