{"id":"https://openalex.org/W2036843937","doi":"https://doi.org/10.1109/asicon.2011.6157262","title":"A unipolar-CMOS with recessed source/drain load","display_name":"A unipolar-CMOS with recessed source/drain load","publication_year":2011,"publication_date":"2011-10-01","ids":{"openalex":"https://openalex.org/W2036843937","doi":"https://doi.org/10.1109/asicon.2011.6157262","mag":"2036843937"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2011.6157262","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2011.6157262","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 9th IEEE International Conference on ASIC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045184588","display_name":"Jyi-Tsong Lin","orcid":"https://orcid.org/0000-0002-0321-5424"},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Jyi-Tsong Lin","raw_affiliation_strings":["Department of electrical engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan","Department of electrical engineering, National Sun Yat Sen University, No.70 Lien-Hai Rd, Kaohsiung 80424, Taiwan ROC"],"affiliations":[{"raw_affiliation_string":"Department of electrical engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]},{"raw_affiliation_string":"Department of electrical engineering, National Sun Yat Sen University, No.70 Lien-Hai Rd, Kaohsiung 80424, Taiwan ROC","institution_ids":["https://openalex.org/I142974352"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031439847","display_name":"Hsuan-Hsu Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hsuan-Hsu Chen","raw_affiliation_strings":["Department of electrical engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan","Department of electrical engineering, National Sun Yat Sen University, No.70 Lien-Hai Rd, Kaohsiung 80424, Taiwan ROC"],"affiliations":[{"raw_affiliation_string":"Department of electrical engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]},{"raw_affiliation_string":"Department of electrical engineering, National Sun Yat Sen University, No.70 Lien-Hai Rd, Kaohsiung 80424, Taiwan ROC","institution_ids":["https://openalex.org/I142974352"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074966958","display_name":"Kuan-Yu Lu","orcid":null},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kuan-Yu Lu","raw_affiliation_strings":["Department of electrical engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan","Department of electrical engineering, National Sun Yat Sen University, No.70 Lien-Hai Rd, Kaohsiung 80424, Taiwan ROC"],"affiliations":[{"raw_affiliation_string":"Department of electrical engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]},{"raw_affiliation_string":"Department of electrical engineering, National Sun Yat Sen University, No.70 Lien-Hai Rd, Kaohsiung 80424, Taiwan ROC","institution_ids":["https://openalex.org/I142974352"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057011017","display_name":"Chih-Hung Sun","orcid":null},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chih-Hung Sun","raw_affiliation_strings":["Department of electrical engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan","Department of electrical engineering, National Sun Yat Sen University, No.70 Lien-Hai Rd, Kaohsiung 80424, Taiwan ROC"],"affiliations":[{"raw_affiliation_string":"Department of electrical engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]},{"raw_affiliation_string":"Department of electrical engineering, National Sun Yat Sen University, No.70 Lien-Hai Rd, Kaohsiung 80424, Taiwan ROC","institution_ids":["https://openalex.org/I142974352"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111472662","display_name":"Tung\u2010Yen Lai","orcid":null},"institutions":[{"id":"https://openalex.org/I4210166867","display_name":"National Applied Research Laboratories","ror":"https://ror.org/05wcstg80","country_code":"TW","type":"funder","lineage":["https://openalex.org/I4210128167","https://openalex.org/I4210166867"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tung-Yen Lai","raw_affiliation_strings":["National Nano Device Laboratories, Hsinchu, Taiwan","National Nano Device Laboratories, Hsinchu 30078, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Nano Device Laboratories, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210166867"]},{"raw_affiliation_string":"National Nano Device Laboratories, Hsinchu 30078, Taiwan","institution_ids":["https://openalex.org/I4210166867"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067217268","display_name":"Fu-Liang Yang","orcid":"https://orcid.org/0000-0002-2823-9692"},"institutions":[{"id":"https://openalex.org/I4210166867","display_name":"National Applied Research Laboratories","ror":"https://ror.org/05wcstg80","country_code":"TW","type":"funder","lineage":["https://openalex.org/I4210128167","https://openalex.org/I4210166867"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Fu-Liang Yang","raw_affiliation_strings":["National Nano Device Laboratories, Hsinchu, Taiwan","National Nano Device Laboratories, Hsinchu 30078, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Nano Device Laboratories, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210166867"]},{"raw_affiliation_string":"National Nano Device Laboratories, Hsinchu 30078, Taiwan","institution_ids":["https://openalex.org/I4210166867"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5045184588"],"corresponding_institution_ids":["https://openalex.org/I142974352"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09565329,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"543","last_page":"546"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.9533554315567017},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.8779267072677612},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7725916504859924},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.7542827725410461},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6242389678955078},{"id":"https://openalex.org/keywords/nor-gate","display_name":"NOR gate","score":0.5615670084953308},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5147183537483215},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.5096280574798584},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.49706223607063293},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.49233758449554443},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.48964768648147583},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4441510736942291},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.44062793254852295},{"id":"https://openalex.org/keywords/fabrication","display_name":"Fabrication","score":0.420238733291626},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.350456565618515},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3469197750091553},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08903330564498901}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.9533554315567017},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.8779267072677612},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7725916504859924},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.7542827725410461},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6242389678955078},{"id":"https://openalex.org/C126445297","wikidata":"https://www.wikidata.org/wiki/Q8065380","display_name":"NOR gate","level":4,"score":0.5615670084953308},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5147183537483215},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.5096280574798584},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.49706223607063293},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.49233758449554443},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.48964768648147583},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4441510736942291},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.44062793254852295},{"id":"https://openalex.org/C136525101","wikidata":"https://www.wikidata.org/wiki/Q5428139","display_name":"Fabrication","level":3,"score":0.420238733291626},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.350456565618515},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3469197750091553},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08903330564498901},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0},{"id":"https://openalex.org/C204787440","wikidata":"https://www.wikidata.org/wiki/Q188504","display_name":"Alternative medicine","level":2,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2011.6157262","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2011.6157262","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 9th IEEE International Conference on ASIC","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions","score":0.5699999928474426}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321040","display_name":"National Science Council","ror":"https://ror.org/02kv4zf79"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W2167579733"],"related_works":["https://openalex.org/W4361799621","https://openalex.org/W188762367","https://openalex.org/W1017999001","https://openalex.org/W4295177619","https://openalex.org/W2109857948","https://openalex.org/W4226211266","https://openalex.org/W1496213896","https://openalex.org/W2122777464","https://openalex.org/W2791832526","https://openalex.org/W3165307257"],"abstract_inverted_index":{"In":[0,86],"this":[1,46,63,100],"study,":[2],"for":[3],"the":[4,16,29,37,60,89,94,106,110,119,131,142],"first":[5],"time,":[6],"we":[7,66],"produce":[8],"a":[9,20,25],"unipolar-CMOS":[10],"logic,":[11],"by":[12,118],"replacing":[13],"each":[14,87],"of":[15,32,62],"PMOS":[17],"devices":[18],"with":[19],"gate-controlled":[21,111],"punchthrough":[22,112],"NMOS.":[23],"Such":[24],"new":[26,101],"logic":[27,96,102],"maintains":[28],"traditional":[30],"advantages":[31],"CMOS":[33],"fabrication":[34,129],"while":[35],"avoiding":[36],"need":[38],"to":[39,49,71,105,124],"fabricate":[40],"large":[41],"p-well":[42],"region":[43],"on":[44],"chip;":[45],"can":[47,134],"lead":[48],"an":[50],"improved":[51],"transistor":[52],"density,":[53],"especial":[54],"in":[55],"non-Si":[56],"technologies.":[57],"To":[58],"validate":[59],"feasibility":[61],"design":[64],"theory,":[65],"use":[67],"commercial":[68],"TCAD":[69],"tools":[70],"simulate":[72],"and":[73,81,128],"verify":[74],"Unipolar-CMOS":[75,95,132],"inverters,":[76],"NAND":[77],"gates,":[78,80],"NOR":[79],"static":[82],"random-access":[83],"memory":[84],"(SRAM).":[85],"case,":[88],"simulation":[90],"results":[91],"show":[92],"that":[93],"functions":[97],"correctly.":[98],"Moreover,":[99],"is":[103,114],"scalable":[104],"Deca-Nanometer":[107],"range,":[108],"because":[109],"NMOS":[113],"not":[115,135],"significantly":[116],"affected":[117],"short":[120],"channel":[121],"effect.":[122],"Owing":[123],"its":[125],"superior":[126],"integration-density":[127],"process,":[130],"technology":[133],"only":[136],"maintain":[137],"but":[138],"also":[139],"go":[140],"beyond":[141],"Moore's":[143],"law.":[144]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}