{"id":"https://openalex.org/W1970937184","doi":"https://doi.org/10.1109/asicon.2011.6157227","title":"A low power 10-bit 100-MS/s SAR ADC in 65nm CMOS","display_name":"A low power 10-bit 100-MS/s SAR ADC in 65nm CMOS","publication_year":2011,"publication_date":"2011-10-01","ids":{"openalex":"https://openalex.org/W1970937184","doi":"https://doi.org/10.1109/asicon.2011.6157227","mag":"1970937184"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2011.6157227","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2011.6157227","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 9th IEEE International Conference on ASIC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078559502","display_name":"Jun Ma","orcid":"https://orcid.org/0000-0002-2753-6767"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jun Ma","raw_affiliation_strings":["State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","State Key Laboratory of ASIC & system, Fudan University, Shanghai 200433, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of ASIC & system, Fudan University, Shanghai 200433, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100553446","display_name":"Yawei Guo","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yawei Guo","raw_affiliation_strings":["State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","State Key Laboratory of ASIC & system, Fudan University, Shanghai 200433, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of ASIC & system, Fudan University, Shanghai 200433, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5106671768","display_name":"Li Li","orcid":"https://orcid.org/0000-0002-7907-9414"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Li Li","raw_affiliation_strings":["State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","State Key Laboratory of ASIC & system, Fudan University, Shanghai 200433, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of ASIC & system, Fudan University, Shanghai 200433, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009576623","display_name":"Yue Wu","orcid":"https://orcid.org/0000-0002-3459-5079"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yue Wu","raw_affiliation_strings":["State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","State Key Laboratory of ASIC & system, Fudan University, Shanghai 200433, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of ASIC & system, Fudan University, Shanghai 200433, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101769717","display_name":"Xu Cheng","orcid":"https://orcid.org/0000-0002-4436-3968"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xu Cheng","raw_affiliation_strings":["State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","State Key Laboratory of ASIC & system, Fudan University, Shanghai 200433, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of ASIC & system, Fudan University, Shanghai 200433, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100656792","display_name":"Xiaoyang Zeng","orcid":"https://orcid.org/0000-0003-3986-137X"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoyang Zeng","raw_affiliation_strings":["State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","State Key Laboratory of ASIC & system, Fudan University, Shanghai 200433, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of ASIC & system, Fudan University, Shanghai 200433, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.6472,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.69477089,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"484","last_page":"487"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.8385373950004578},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7663142681121826},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.7316856980323792},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.701757550239563},{"id":"https://openalex.org/keywords/capacitive-sensing","display_name":"Capacitive sensing","score":0.6921471357345581},{"id":"https://openalex.org/keywords/figure-of-merit","display_name":"Figure of merit","score":0.5616717338562012},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5530383586883545},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.48132598400115967},{"id":"https://openalex.org/keywords/parasitic-capacitance","display_name":"Parasitic capacitance","score":0.4766322374343872},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4636211693286896},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4256623685359955},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.4217950999736786},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.36260414123535156},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2890115976333618},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2642177939414978},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.2382248342037201},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1718294322490692},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.16637107729911804}],"concepts":[{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.8385373950004578},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7663142681121826},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.7316856980323792},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.701757550239563},{"id":"https://openalex.org/C206755178","wikidata":"https://www.wikidata.org/wiki/Q1131271","display_name":"Capacitive sensing","level":2,"score":0.6921471357345581},{"id":"https://openalex.org/C130277099","wikidata":"https://www.wikidata.org/wiki/Q3676605","display_name":"Figure of merit","level":2,"score":0.5616717338562012},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5530383586883545},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.48132598400115967},{"id":"https://openalex.org/C154318817","wikidata":"https://www.wikidata.org/wiki/Q2157249","display_name":"Parasitic capacitance","level":4,"score":0.4766322374343872},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4636211693286896},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4256623685359955},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.4217950999736786},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.36260414123535156},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2890115976333618},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2642177939414978},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.2382248342037201},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1718294322490692},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.16637107729911804},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2011.6157227","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2011.6157227","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 9th IEEE International Conference on ASIC","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2038370925","https://openalex.org/W2101004723","https://openalex.org/W2142753319","https://openalex.org/W2154979280","https://openalex.org/W2164251692","https://openalex.org/W2170170167","https://openalex.org/W4247114301"],"related_works":["https://openalex.org/W2055545425","https://openalex.org/W2494161373","https://openalex.org/W1651218569","https://openalex.org/W2076314239","https://openalex.org/W2904768124","https://openalex.org/W1941627667","https://openalex.org/W2560318699","https://openalex.org/W2037883221","https://openalex.org/W2417486445","https://openalex.org/W2785896049"],"abstract_inverted_index":{"A":[0],"low":[1],"power":[2,126],"1V":[3],"10-bit":[4],"100MS/s":[5],"successive":[6],"approximation":[7],"register":[8],"(SAR)":[9],"analog-to-digital":[10],"(ADC)":[11],"converter":[12],"is":[13,73,82],"presented.":[14],"The":[15,103],"use":[16],"of":[17,54,121,131,134],"top-plate-sample":[18],"switching":[19,31],"procedure":[20],"and":[21,29,37,75,123],"split":[22,38],"capacitive":[23,42],"array":[24,43],"dramatically":[25],"reduces":[26],"total":[27,35,125],"capacitance":[28,36],"saves":[30],"energy.":[32],"As":[33],"small":[34],"structure":[39],"together":[40],"make":[41],"highly":[44],"sensitive":[45],"to":[46,61,78,89],"parasitic":[47],"capacitance,":[48],"its":[49],"layout":[50],"becomes":[51],"the":[52,55,100],"key":[53],"ADC.":[56],"High":[57],"sampling":[58],"rate":[59],"leads":[60],"ultra-high":[62],"logic":[63],"control":[64],"clock":[65,71],"frequency,":[66],"so":[67],"a":[68,108,118,129],"variable":[69],"self-timed":[70],"generator":[72],"implemented":[74],"logical":[76],"optimization":[77],"improve":[79],"conversion":[80],"speed":[81],"done":[83],"inside.":[84],"Special":[85],"cares":[86],"are":[87],"taken":[88],"prevent":[90],"charge":[91],"leakage":[92],"caused":[93],"by":[94],"65nm":[95,109],"GP":[96,111],"process":[97],"from":[98],"ruining":[99],"dynamic":[101],"performance.":[102],"prototype":[104],"was":[105],"fabricated":[106],"in":[107],"1P9M":[110],"CMOS":[112],"technology.":[113],"Post":[114],"simulation":[115],"results":[116],"show":[117],"peak":[119],"SNDR":[120],"58.364dB":[122],"1.6mW":[124],"consumption":[127],"with":[128],"figure":[130],"merit":[132],"(FOM)":[133],"24fJ/conversion-step.":[135]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}