{"id":"https://openalex.org/W2072583150","doi":"https://doi.org/10.1109/asicon.2011.6157219","title":"VLSI implementation of high-speed low power decimation filter for LTE sigma-delta A/D converter application","display_name":"VLSI implementation of high-speed low power decimation filter for LTE sigma-delta A/D converter application","publication_year":2011,"publication_date":"2011-10-01","ids":{"openalex":"https://openalex.org/W2072583150","doi":"https://doi.org/10.1109/asicon.2011.6157219","mag":"2072583150"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2011.6157219","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2011.6157219","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 9th IEEE International Conference on ASIC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100336850","display_name":"Jing Li","orcid":"https://orcid.org/0000-0001-9980-0224"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Jing Li","raw_affiliation_strings":["State Key-Laboratory of ASIC & Systems, Fudan University, Shanghai, China","State Key Laboratory of ASIC and Systems, Fudan University,Shanghai 200433,China"],"affiliations":[{"raw_affiliation_string":"State Key-Laboratory of ASIC & Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of ASIC and Systems, Fudan University,Shanghai 200433,China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103018556","display_name":"Ran Li","orcid":"https://orcid.org/0009-0002-4612-6920"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ran Li","raw_affiliation_strings":["State Key-Laboratory of ASIC & Systems, Fudan University, Shanghai, China","State Key Laboratory of ASIC and Systems, Fudan University,Shanghai 200433,China"],"affiliations":[{"raw_affiliation_string":"State Key-Laboratory of ASIC & Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of ASIC and Systems, Fudan University,Shanghai 200433,China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100681724","display_name":"Ting Yi","orcid":"https://orcid.org/0000-0002-9960-3746"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ting Yi","raw_affiliation_strings":["State Key-Laboratory of ASIC & Systems, Fudan University, Shanghai, China","State Key Laboratory of ASIC and Systems, Fudan University,Shanghai 200433,China"],"affiliations":[{"raw_affiliation_string":"State Key-Laboratory of ASIC & Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of ASIC and Systems, Fudan University,Shanghai 200433,China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082092557","display_name":"Zhiliang Hong","orcid":"https://orcid.org/0000-0002-9968-5964"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhiliang Hong","raw_affiliation_strings":["State Key-Laboratory of ASIC & Systems, Fudan University, Shanghai, China","State Key Laboratory of ASIC and Systems, Fudan University,Shanghai 200433,China"],"affiliations":[{"raw_affiliation_string":"State Key-Laboratory of ASIC & Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of ASIC and Systems, Fudan University,Shanghai 200433,China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5019927178","display_name":"Bill Yang Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I117023288","display_name":"Analog Devices (United States)","ror":"https://ror.org/01545pm61","country_code":"US","type":"company","lineage":["https://openalex.org/I117023288"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bill Yang Liu","raw_affiliation_strings":["Analog Devices, Inc., Shanghai, China","Analog Devices, Shanghai, China#TAB#"],"affiliations":[{"raw_affiliation_string":"Analog Devices, Inc., Shanghai, China","institution_ids":[]},{"raw_affiliation_string":"Analog Devices, Shanghai, China#TAB#","institution_ids":["https://openalex.org/I117023288"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5100336850"],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.3062,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.54707565,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"453","last_page":"456"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9950000047683716,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9907000064849854,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/decimation","display_name":"Decimation","score":0.9575032591819763},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.6589311957359314},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.5688083171844482},{"id":"https://openalex.org/keywords/oversampling","display_name":"Oversampling","score":0.5119613409042358},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5021076202392578},{"id":"https://openalex.org/keywords/high-pass-filter","display_name":"High-pass filter","score":0.49218764901161194},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4729594588279724},{"id":"https://openalex.org/keywords/filter-design","display_name":"Filter design","score":0.4634968936443329},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.45870813727378845},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4509144425392151},{"id":"https://openalex.org/keywords/low-pass-filter","display_name":"Low-pass filter","score":0.44110843539237976},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.42236247658729553},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.32393354177474976},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26736947894096375},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.2210971713066101}],"concepts":[{"id":"https://openalex.org/C173642442","wikidata":"https://www.wikidata.org/wiki/Q1253346","display_name":"Decimation","level":3,"score":0.9575032591819763},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.6589311957359314},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.5688083171844482},{"id":"https://openalex.org/C197323446","wikidata":"https://www.wikidata.org/wiki/Q331222","display_name":"Oversampling","level":3,"score":0.5119613409042358},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5021076202392578},{"id":"https://openalex.org/C156137958","wikidata":"https://www.wikidata.org/wiki/Q262754","display_name":"High-pass filter","level":4,"score":0.49218764901161194},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4729594588279724},{"id":"https://openalex.org/C22597639","wikidata":"https://www.wikidata.org/wiki/Q5449227","display_name":"Filter design","level":3,"score":0.4634968936443329},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.45870813727378845},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4509144425392151},{"id":"https://openalex.org/C44682112","wikidata":"https://www.wikidata.org/wiki/Q918242","display_name":"Low-pass filter","level":3,"score":0.44110843539237976},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.42236247658729553},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.32393354177474976},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26736947894096375},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.2210971713066101}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2011.6157219","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2011.6157219","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 9th IEEE International Conference on ASIC","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8299999833106995}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1531446014","https://openalex.org/W1602158022","https://openalex.org/W2109256542","https://openalex.org/W2109640533","https://openalex.org/W2118072362","https://openalex.org/W2166978376"],"related_works":["https://openalex.org/W2071742369","https://openalex.org/W2170764174","https://openalex.org/W2351093380","https://openalex.org/W1507663087","https://openalex.org/W2615817494","https://openalex.org/W2040229502","https://openalex.org/W1580014081","https://openalex.org/W1523707702","https://openalex.org/W2151826803","https://openalex.org/W2793288183"],"abstract_inverted_index":{"A":[0],"high-speed":[1],"low":[2],"power":[3,40],"decimation":[4,27,61],"filter,":[5],"as":[6],"a":[7,10,31,56,64],"part":[8],"of":[9,30,67,80],"broadband":[11],"and":[12,34,52,76],"high":[13],"resolution":[14],"sigma-delta":[15],"A/D":[16],"converter,":[17],"is":[18,42],"implemented":[19],"in":[20],"SMIC":[21],"130nm":[22],"1P8M":[23],"CMOS":[24],"technology.":[25],"The":[26],"filter":[28,33,50,62],"consists":[29],"comb":[32],"two":[35],"half-band":[36],"filters":[37],"(HBF).":[38],"Its":[39],"consumption":[41],"reduced":[43],"by":[44],"adopting":[45],"poly-phase":[46],"decomposition":[47],"technique,":[48],"multiplierless":[49],"architecture":[51],"hardware":[53],"reusage.":[54],"With":[55],"500MHz":[57],"sampling":[58],"frequency,":[59],"the":[60],"achieves":[63],"signal-to-noise":[65],"ratio":[66],"63.6dB":[68],"over":[69],"20MHz":[70],"signal":[71],"bandwidth,":[72],"while":[73],"dissipating":[74],"4.8mW":[75],"occupying":[77],"an":[78],"area":[79],"0.12":[81],"mm":[82],"<sup":[83],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[84],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[85],".":[86]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}