{"id":"https://openalex.org/W2048065351","doi":"https://doi.org/10.1109/asicon.2011.6157200","title":"An improved packing tool based on a dual-output basic logic element","display_name":"An improved packing tool based on a dual-output basic logic element","publication_year":2011,"publication_date":"2011-10-01","ids":{"openalex":"https://openalex.org/W2048065351","doi":"https://doi.org/10.1109/asicon.2011.6157200","mag":"2048065351"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2011.6157200","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2011.6157200","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 9th IEEE International Conference on ASIC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037668471","display_name":"Xianyang Jiang","orcid":"https://orcid.org/0000-0002-3565-6208"},"institutions":[{"id":"https://openalex.org/I37461747","display_name":"Wuhan University","ror":"https://ror.org/033vjfk17","country_code":"CN","type":"education","lineage":["https://openalex.org/I37461747"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Xianyang Jiang","raw_affiliation_strings":["Institute of Microelectronics and Iriformation Technology, Wuhan University of China, China","Institute of Microelectronics and Information Technology, Wuhan University, 430079 China"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics and Iriformation Technology, Wuhan University of China, China","institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I37461747"]},{"raw_affiliation_string":"Institute of Microelectronics and Information Technology, Wuhan University, 430079 China","institution_ids":["https://openalex.org/I37461747"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100414059","display_name":"Ying Liu","orcid":"https://orcid.org/0000-0001-7915-7294"},"institutions":[{"id":"https://openalex.org/I196699116","display_name":"Wuhan University of Technology","ror":"https://ror.org/03fe7t173","country_code":"CN","type":"education","lineage":["https://openalex.org/I196699116"]},{"id":"https://openalex.org/I37461747","display_name":"Wuhan University","ror":"https://ror.org/033vjfk17","country_code":"CN","type":"education","lineage":["https://openalex.org/I37461747"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ying Liu","raw_affiliation_strings":["School of Physics and Technology, Wuhan University of China, China","School of Physics and Technology, Wuhan University, 430079, China"],"affiliations":[{"raw_affiliation_string":"School of Physics and Technology, Wuhan University of China, China","institution_ids":["https://openalex.org/I196699116"]},{"raw_affiliation_string":"School of Physics and Technology, Wuhan University, 430079, China","institution_ids":["https://openalex.org/I37461747"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102167970","display_name":"Shilei Sun","orcid":null},"institutions":[{"id":"https://openalex.org/I37461747","display_name":"Wuhan University","ror":"https://ror.org/033vjfk17","country_code":"CN","type":"education","lineage":["https://openalex.org/I37461747"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shilei Sun","raw_affiliation_strings":["Institute of Microelectronics and Iriformation Technology, Wuhan University of China, China","Institute of Microelectronics and Information Technology, Wuhan University, 430079 China"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics and Iriformation Technology, Wuhan University of China, China","institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I37461747"]},{"raw_affiliation_string":"Institute of Microelectronics and Information Technology, Wuhan University, 430079 China","institution_ids":["https://openalex.org/I37461747"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5114929531","display_name":"Gaofeng Wang","orcid":"https://orcid.org/0000-0001-8599-7249"},"institutions":[{"id":"https://openalex.org/I37461747","display_name":"Wuhan University","ror":"https://ror.org/033vjfk17","country_code":"CN","type":"education","lineage":["https://openalex.org/I37461747"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Gaofeng Wang","raw_affiliation_strings":["Institute of Microelectronics and Iriformation Technology, Wuhan University of China, China","Institute of Microelectronics and Information Technology, Wuhan University, 430079 China"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics and Iriformation Technology, Wuhan University of China, China","institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I37461747"]},{"raw_affiliation_string":"Institute of Microelectronics and Information Technology, Wuhan University, 430079 China","institution_ids":["https://openalex.org/I37461747"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5037668471"],"corresponding_institution_ids":["https://openalex.org/I37461747","https://openalex.org/I4210119392"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.10341913,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"45","issue":null,"first_page":"377","last_page":"380"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7397891879081726},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.6240024566650391},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6235080361366272},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5615360140800476},{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.5590751767158508},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4780300557613373},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.47542956471443176},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.44214928150177},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.42038488388061523},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.38981056213378906},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.36367514729499817},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3351614773273468},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.293610155582428},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22381547093391418},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.081570565700531}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7397891879081726},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.6240024566650391},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6235080361366272},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5615360140800476},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.5590751767158508},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4780300557613373},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.47542956471443176},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.44214928150177},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.42038488388061523},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.38981056213378906},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.36367514729499817},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3351614773273468},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.293610155582428},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22381547093391418},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.081570565700531},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2011.6157200","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2011.6157200","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 9th IEEE International Conference on ASIC","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","display_name":"Decent work and economic growth","score":0.4300000071525574}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W2002641171","https://openalex.org/W2013476604","https://openalex.org/W2035561773","https://openalex.org/W2056399688","https://openalex.org/W2095431940","https://openalex.org/W2106448546","https://openalex.org/W2111756578","https://openalex.org/W2113645429","https://openalex.org/W2129147175","https://openalex.org/W2150281391","https://openalex.org/W2362097315","https://openalex.org/W2375573551","https://openalex.org/W2379750363","https://openalex.org/W2388930002","https://openalex.org/W2540066750","https://openalex.org/W6659565235","https://openalex.org/W6728851518","https://openalex.org/W6995521683"],"related_works":["https://openalex.org/W2386022279","https://openalex.org/W2101877870","https://openalex.org/W2122197419","https://openalex.org/W1939541994","https://openalex.org/W2169337913","https://openalex.org/W818963952","https://openalex.org/W1966764473","https://openalex.org/W2112955501","https://openalex.org/W2146663621","https://openalex.org/W2051956260"],"abstract_inverted_index":{"Logic":[0],"packing":[1,25,40,90,109,121,146],"is":[2,43,113,117],"an":[3,7,143,149],"important":[4],"stage":[5],"in":[6,15,23,60,107,134,142],"FPGA":[8,144,150,160,174],"CAD":[9,163],"flow,the":[10],"structure":[11,50],"of":[12,48,51,81,87,101,173],"basic":[13,34],"elements":[14],"a":[16,20,31,95,108],"mapping":[17],"library":[18],"play":[19],"great":[21],"role":[22],"the":[24,49,52,57,65,79,85,99,102,159],"procedure.":[26],"Based":[27],"on":[28,67,70],"this":[29],"fact,":[30],"complex":[32],"dual-output":[33,53],"logic":[35,73,77],"element":[36],"(BLE)":[37],"based":[38,151,175],"improved":[39],"algorithm":[41],"WHUpakcer1.0":[42],"presented.":[44],"WHUpacker1.0":[45,68,116],"takes":[46],"advantages":[47],"BLEs":[54,88,141],"different":[55],"from":[56],"ones'":[58],"used":[59],"previously":[61],"academic":[62],"studies.":[63],"Upon":[64],"study":[66],"running":[69],"both":[71,140],"combinational":[72],"circuits":[74,93],"and":[75,83,145,162],"sequential":[76],"circuits,":[78],"number":[80,86],"MOSFETs,":[82],"especially":[84],"after":[89],"for":[91,148],"most":[92],"decreases":[94],"lot.":[96],"By":[97],"taking":[98],"weight":[100],"area":[103],"parameter":[104],"into":[105],"account":[106],"cost":[110],"evaluation,":[111],"it":[112],"found":[114],"that":[115,158],"better":[118],"than":[119],"prior":[120],"tools":[122],"such":[123],"as":[124],"T-Vpack,":[125],"its":[126],"previous":[127],"version":[128],"WHUpacker,":[129],"etc.":[130],"The":[131,153],"experimental":[132,154],"results":[133,155],"turn":[135],"guide":[136],"how":[137],"to":[138,169],"design":[139],"algorithms":[147],"design.":[152,176],"also":[156],"suggest":[157],"manufacturers":[161],"tool":[164],"designers":[165],"should":[166],"work":[167],"together":[168],"make":[170],"high":[171],"productivity":[172]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}