{"id":"https://openalex.org/W2053689826","doi":"https://doi.org/10.1109/asicon.2011.6157195","title":"Incremental layout optimization for NoC designs based on MILP formulation","display_name":"Incremental layout optimization for NoC designs based on MILP formulation","publication_year":2011,"publication_date":"2011-10-01","ids":{"openalex":"https://openalex.org/W2053689826","doi":"https://doi.org/10.1109/asicon.2011.6157195","mag":"2053689826"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2011.6157195","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2011.6157195","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 9th IEEE International Conference on ASIC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100409703","display_name":"Jia Liu","orcid":"https://orcid.org/0000-0002-5072-1346"},"institutions":[{"id":"https://openalex.org/I196699116","display_name":"Wuhan University of Technology","ror":"https://ror.org/03fe7t173","country_code":"CN","type":"education","lineage":["https://openalex.org/I196699116"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Jia Liu","raw_affiliation_strings":["Department of Computer Science and Technology, Tsinghua University, Beijing, China","School of Computer Science and Technology, WuHan University of Technology, WuHan, China"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"School of Computer Science and Technology, WuHan University of Technology, WuHan, China","institution_ids":["https://openalex.org/I196699116"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102025379","display_name":"Yuchun Ma","orcid":"https://orcid.org/0000-0003-3160-6681"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuchun Ma","raw_affiliation_strings":["Department of Computer Science and Technology, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101773974","display_name":"Ning Xu","orcid":"https://orcid.org/0000-0002-0077-751X"},"institutions":[{"id":"https://openalex.org/I196699116","display_name":"Wuhan University of Technology","ror":"https://ror.org/03fe7t173","country_code":"CN","type":"education","lineage":["https://openalex.org/I196699116"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ning Xu","raw_affiliation_strings":["School of Computer Science and Technology, WuHan University of Technology, WuHan, China"],"affiliations":[{"raw_affiliation_string":"School of Computer Science and Technology, WuHan University of Technology, WuHan, China","institution_ids":["https://openalex.org/I196699116"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100445061","display_name":"Yu Wang","orcid":"https://orcid.org/0000-0001-6108-5157"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yu Wang","raw_affiliation_strings":["Department 0/ Electronic Engineering, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Department 0/ Electronic Engineering, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100409703"],"corresponding_institution_ids":["https://openalex.org/I196699116","https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14207773,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"357","last_page":"360"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.993399977684021,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9897000193595886,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6906721591949463},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6667483448982239},{"id":"https://openalex.org/keywords/integer-programming","display_name":"Integer programming","score":0.6259071826934814},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5978021025657654},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5099769830703735},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4747660160064697},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.45655080676078796},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4376005232334137},{"id":"https://openalex.org/keywords/linear-programming","display_name":"Linear programming","score":0.43036454916000366},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4156957268714905},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.36748039722442627},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3622574806213379},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.26928508281707764},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11520993709564209},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09913328289985657}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6906721591949463},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6667483448982239},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.6259071826934814},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5978021025657654},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5099769830703735},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4747660160064697},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.45655080676078796},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4376005232334137},{"id":"https://openalex.org/C41045048","wikidata":"https://www.wikidata.org/wiki/Q202843","display_name":"Linear programming","level":2,"score":0.43036454916000366},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4156957268714905},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.36748039722442627},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3622574806213379},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.26928508281707764},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11520993709564209},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09913328289985657},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2011.6157195","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2011.6157195","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 9th IEEE International Conference on ASIC","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7799999713897705,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1556480701","https://openalex.org/W1973645408","https://openalex.org/W1974843053","https://openalex.org/W1987083056","https://openalex.org/W2041074866","https://openalex.org/W2049925868","https://openalex.org/W2091362832","https://openalex.org/W2102387714","https://openalex.org/W2113615756","https://openalex.org/W2117520286","https://openalex.org/W2142598227","https://openalex.org/W2144260866","https://openalex.org/W2148866534","https://openalex.org/W2153770483","https://openalex.org/W2160642395","https://openalex.org/W2168801528","https://openalex.org/W2171825402","https://openalex.org/W2174422527","https://openalex.org/W4235990555","https://openalex.org/W4236118171","https://openalex.org/W4242669587","https://openalex.org/W4255541183","https://openalex.org/W4256288659","https://openalex.org/W6643614525","https://openalex.org/W6675224354"],"related_works":["https://openalex.org/W4285278887","https://openalex.org/W2365237642","https://openalex.org/W2995925505","https://openalex.org/W2773399470","https://openalex.org/W3116484972","https://openalex.org/W2941986668","https://openalex.org/W4200537776","https://openalex.org/W4252660273","https://openalex.org/W2132668926","https://openalex.org/W4389544600"],"abstract_inverted_index":{"Network-on-Chip":[0],"(NoC)":[1],"architectures":[2],"have":[3,54],"been":[4],"proposed":[5],"as":[6,32],"a":[7,21,71,99],"promising":[8],"alternative":[9],"to":[10,43],"classic":[11],"bus-based":[12],"communication":[13],"architectures.":[14],"In":[15,58],"NoC":[16,82],"design,":[17],"power":[18,94],"efficiency":[19],"is":[20,41],"crucial":[22],"concern":[23],"that":[24,87],"runs":[25],"through":[26],"the":[27,46,104],"whole":[28],"synthesis":[29],"process,":[30],"such":[31],"topology":[33],"generation,":[34],"mapping,":[35],"routing,":[36],"et":[37],"al.":[38],"However,":[39],"it":[40],"hard":[42],"converge":[44],"at":[45,78],"final":[47],"layout":[48,66],"generation":[49],"stage":[50,80],"since":[51],"different":[52,55],"stages":[53],"design":[56],"objects.":[57],"this":[59],"paper,":[60],"we":[61],"present":[62],"an":[63],"incremental":[64],"power-aware":[65],"optimization":[67,89],"method":[68],"based":[69],"on":[70,96],"Mixed":[72],"Integer":[73],"Linear":[74],"Programming":[75],"(MILP)":[76],"model":[77],"post-layout":[79],"in":[81],"design.":[83],"Experimental":[84],"results":[85],"show":[86],"our":[88],"flow":[90],"can":[91],"achieve":[92],"23.3%":[93],"reduction":[95],"wires":[97],"with":[98],"reasonable":[100],"runtime":[101],"while":[102],"both":[103],"area":[105],"and":[106],"chip":[107],"performance":[108],"would":[109],"not":[110],"compromise.":[111]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}