{"id":"https://openalex.org/W1975535022","doi":"https://doi.org/10.1109/asicon.2011.6157183","title":"Word line boost and read SA PMOS compensation (SAPC) for ROM in 55nm CMOS","display_name":"Word line boost and read SA PMOS compensation (SAPC) for ROM in 55nm CMOS","publication_year":2011,"publication_date":"2011-10-01","ids":{"openalex":"https://openalex.org/W1975535022","doi":"https://doi.org/10.1109/asicon.2011.6157183","mag":"1975535022"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2011.6157183","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2011.6157183","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 9th IEEE International Conference on ASIC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073517727","display_name":"Ruifeng Huang","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Ruifeng Huang","raw_affiliation_strings":["Aicestar Technology Corp., Suzhou, China"],"affiliations":[{"raw_affiliation_string":"Aicestar Technology Corp., Suzhou, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076168347","display_name":"Jianbin Zheng","orcid":"https://orcid.org/0000-0002-2114-6434"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jianbin Zheng","raw_affiliation_strings":["Aicestar Technology Corp., Suzhou, China"],"affiliations":[{"raw_affiliation_string":"Aicestar Technology Corp., Suzhou, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5115603660","display_name":"Lijun Zhang","orcid":"https://orcid.org/0000-0002-5969-2406"},"institutions":[{"id":"https://openalex.org/I3923682","display_name":"Soochow University","ror":"https://ror.org/05t8y2r12","country_code":"CN","type":"education","lineage":["https://openalex.org/I3923682"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lijun Zhang","raw_affiliation_strings":["School of Urban Rail Transportation, Soochow University, Suzhou, China","[School of Urban Rail Transportation, Soochow University, Suzhou, China]"],"affiliations":[{"raw_affiliation_string":"School of Urban Rail Transportation, Soochow University, Suzhou, China","institution_ids":["https://openalex.org/I3923682"]},{"raw_affiliation_string":"[School of Urban Rail Transportation, Soochow University, Suzhou, China]","institution_ids":["https://openalex.org/I3923682"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023974035","display_name":"Zhaoyong Zhang","orcid":"https://orcid.org/0000-0001-9596-2648"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Zhaoyong Zhang","raw_affiliation_strings":["Aicestar Technology Corp., Suzhou, China"],"affiliations":[{"raw_affiliation_string":"Aicestar Technology Corp., Suzhou, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052437772","display_name":"Hao Wu","orcid":"https://orcid.org/0000-0003-1494-0848"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hao Wu","raw_affiliation_strings":["Aicestar Technology Corp., Suzhou, China"],"affiliations":[{"raw_affiliation_string":"Aicestar Technology Corp., Suzhou, China","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000295734","display_name":"Yue Yu","orcid":"https://orcid.org/0000-0003-3529-585X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yue Yu","raw_affiliation_strings":["Aicestar Technology Corp., Suzhou, China"],"affiliations":[{"raw_affiliation_string":"Aicestar Technology Corp., Suzhou, China","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5073517727"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.05339208,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"307","last_page":"310"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.8127230405807495},{"id":"https://openalex.org/keywords/boosting","display_name":"Boosting (machine learning)","score":0.793900728225708},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6239351034164429},{"id":"https://openalex.org/keywords/compensation","display_name":"Compensation (psychology)","score":0.4967220425605774},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3350803256034851},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20912104845046997},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.2010575532913208},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.20024746656417847},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.07705450057983398}],"concepts":[{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.8127230405807495},{"id":"https://openalex.org/C46686674","wikidata":"https://www.wikidata.org/wiki/Q466303","display_name":"Boosting (machine learning)","level":2,"score":0.793900728225708},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6239351034164429},{"id":"https://openalex.org/C2780023022","wikidata":"https://www.wikidata.org/wiki/Q1338171","display_name":"Compensation (psychology)","level":2,"score":0.4967220425605774},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3350803256034851},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20912104845046997},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2010575532913208},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.20024746656417847},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.07705450057983398},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0},{"id":"https://openalex.org/C11171543","wikidata":"https://www.wikidata.org/wiki/Q41630","display_name":"Psychoanalysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2011.6157183","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2011.6157183","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 9th IEEE International Conference on ASIC","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2040222880","https://openalex.org/W2071159343","https://openalex.org/W2126895359","https://openalex.org/W2131862714","https://openalex.org/W2159359851"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2748952813","https://openalex.org/W2095795001","https://openalex.org/W2465290883","https://openalex.org/W2003063789","https://openalex.org/W2035078432","https://openalex.org/W1970620885","https://openalex.org/W2023334077","https://openalex.org/W2005494397","https://openalex.org/W2541554133"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"circuit":[3],"techniques":[4],"to":[5],"improve":[6],"read":[7,27,57],"capability":[8],"for":[9],"single-end":[10],"SA":[11,45],"ROM":[12,61],"design":[13],"fabricated":[14],"in":[15,60],"UMC":[16],"55nm":[17],"process.":[18,73],"DV0":[19,33],"and":[20,29,41,53],"DV1":[21,42],"margin":[22],"are":[23],"key":[24],"features":[25],"reflect":[26],"capability,":[28],"result":[30],"show":[31],"that":[32],"enhanced":[34,43],"significantly":[35],"by":[36,44,68],"using":[37],"WL":[38,51],"boosting":[39,52],"schemes":[40],"PMOS":[46],"compensation":[47],"(SAPC)":[48],"structure.":[49],"Combining":[50],"SAPC":[54],"technologies,":[55],"the":[56],"fail":[58],"problem":[59],"could":[62],"be":[63],"solved":[64],"easily":[65],"which":[66],"bring":[67],"leakages":[69],"especially":[70],"under":[71],"60nm":[72]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}