{"id":"https://openalex.org/W1989700401","doi":"https://doi.org/10.1109/asicon.2011.6157181","title":"Challenges and trends in low-power 3D die-stacked IC designs using RAM, memristor logic, and resistive memory (ReRAM)","display_name":"Challenges and trends in low-power 3D die-stacked IC designs using RAM, memristor logic, and resistive memory (ReRAM)","publication_year":2011,"publication_date":"2011-10-01","ids":{"openalex":"https://openalex.org/W1989700401","doi":"https://doi.org/10.1109/asicon.2011.6157181","mag":"1989700401"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2011.6157181","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2011.6157181","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 9th IEEE International Conference on ASIC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023225287","display_name":"Meng\u2010Fan Chang","orcid":"https://orcid.org/0000-0001-6905-6350"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Meng-Fan Chang","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","Department of Electrical Engineering, National Tsing Hua University Hsinchu, Taiwan#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University Hsinchu, Taiwan#TAB#","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023301745","display_name":"Pi-Feng Chiu","orcid":"https://orcid.org/0000-0001-6665-3555"},"institutions":[{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Pi-Feng Chiu","raw_affiliation_strings":["EOL, ITRI, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"EOL, ITRI, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148468"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113772299","display_name":"Wei-Cheng Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wei-Cheng Wu","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","Department of Electrical Engineering, National Tsing Hua University Hsinchu, Taiwan#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University Hsinchu, Taiwan#TAB#","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103552195","display_name":"Ching-Hao Chuang","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ching-Hao Chuang","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","Department of Electrical Engineering, National Tsing Hua University Hsinchu, Taiwan#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University Hsinchu, Taiwan#TAB#","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112150802","display_name":"Shyh-Shyuan Sheu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shyh-Shyuan Sheu","raw_affiliation_strings":["EOL, ITRI, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"EOL, ITRI, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148468"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5023225287"],"corresponding_institution_ids":["https://openalex.org/I25846049"],"apc_list":null,"apc_paid":null,"fwci":2.6496,"has_fulltext":false,"cited_by_count":28,"citation_normalized_percentile":{"value":0.90107444,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":93,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"299","last_page":"302"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.8870439529418945},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6493350267410278},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.6316670775413513},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5406655073165894},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5135347843170166},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.4967108368873596},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4592258036136627},{"id":"https://openalex.org/keywords/low-voltage","display_name":"Low voltage","score":0.45319047570228577},{"id":"https://openalex.org/keywords/memory-cell","display_name":"Memory cell","score":0.4333268404006958},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.41267022490501404},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.40623408555984497},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3838517367839813},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.22256100177764893},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2210756540298462},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.21430128812789917},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.19580787420272827},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.18347543478012085},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.17930901050567627},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.10576465725898743},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.070370614528656}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.8870439529418945},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6493350267410278},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.6316670775413513},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5406655073165894},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5135347843170166},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.4967108368873596},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4592258036136627},{"id":"https://openalex.org/C128624480","wikidata":"https://www.wikidata.org/wiki/Q1504817","display_name":"Low voltage","level":3,"score":0.45319047570228577},{"id":"https://openalex.org/C2776638159","wikidata":"https://www.wikidata.org/wiki/Q18343761","display_name":"Memory cell","level":4,"score":0.4333268404006958},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.41267022490501404},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.40623408555984497},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3838517367839813},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.22256100177764893},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2210756540298462},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.21430128812789917},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.19580787420272827},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.18347543478012085},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.17930901050567627},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.10576465725898743},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.070370614528656},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2011.6157181","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2011.6157181","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 9th IEEE International Conference on ASIC","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1990746916","https://openalex.org/W1992606738","https://openalex.org/W2031948068","https://openalex.org/W2044962373","https://openalex.org/W2058679903","https://openalex.org/W2107304970","https://openalex.org/W2112181056","https://openalex.org/W2112602631","https://openalex.org/W2127524870","https://openalex.org/W2146437305","https://openalex.org/W2150737648","https://openalex.org/W2161190851","https://openalex.org/W2162141012","https://openalex.org/W2162651880"],"related_works":["https://openalex.org/W3173413269","https://openalex.org/W2027562347","https://openalex.org/W402537802","https://openalex.org/W2802305152","https://openalex.org/W4256098899","https://openalex.org/W1846246533","https://openalex.org/W2797624900","https://openalex.org/W2810100363","https://openalex.org/W1543125225","https://openalex.org/W1980572493"],"abstract_inverted_index":{"Low":[0],"power":[1,41,113],"3D-IC":[2],"is":[3],"well-suited":[4],"to":[5,38,109],"mobile":[6],"systems;":[7],"however,":[8],"it":[9],"poses":[10],"a":[11,29,75,99],"number":[12],"of":[13,28,43,115],"challenges":[14,87],"associated":[15,88],"with":[16,22,89,105],"thermal":[17,49],"stress,":[18],"particularly":[19],"in":[20],"designs":[21],"many":[23],"stacked":[24],"layers.":[25,120],"The":[26],"use":[27],"low":[30],"supply":[31],"voltage":[32,78],"(VDD)":[33],"and":[34,48,56,65,70,94],"power-down":[35,57,68],"mode":[36],"help":[37],"reduce":[39,111],"the":[40,112],"consumption":[42,114],"3D-ICs,":[44],"while":[45],"alleviating":[46],"aging":[47],"effects.":[50],"These":[51],"solutions":[52],"require":[53],"low-voltage":[54,90],"memory":[55,104,119],"circuitry.":[58],"Memristor-based":[59],"logic":[60],"provides":[61],"good":[62],"state":[63],"retention":[64],"restore":[66],"for":[67],"operation,":[69],"resistive":[71],"RAM":[72],"(ReRAM)":[73],"uses":[74],"lower":[76],"write":[77],"than":[79],"conventional":[80],"Flash":[81],"memory.":[82],"This":[83],"paper":[84],"reviews":[85],"design":[86],"SRAM,":[91],"memristor":[92],"logic,":[93],"ReRAM.":[95],"We":[96],"also":[97],"propose":[98],"novel":[100],"scheme":[101],"involving":[102],"homogeneous":[103],"heterogeneous":[106],"VDD":[107],"(HMHV)":[108],"further":[110],"3D-ICs":[116],"comprising":[117],"multiple":[118]},"counts_by_year":[{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":4},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}