{"id":"https://openalex.org/W2016016211","doi":"https://doi.org/10.1109/asicon.2011.6157169","title":"Single event upset immune latch circuit design using C-element","display_name":"Single event upset immune latch circuit design using C-element","publication_year":2011,"publication_date":"2011-10-01","ids":{"openalex":"https://openalex.org/W2016016211","doi":"https://doi.org/10.1109/asicon.2011.6157169","mag":"2016016211"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2011.6157169","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2011.6157169","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 9th IEEE International Conference on ASIC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002836245","display_name":"Ramin Rajaei","orcid":"https://orcid.org/0000-0003-3851-9396"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Ramin Rajaei","raw_affiliation_strings":["Department of Electrical Engineering, Sharif University of Technology, Tehran, Iran","Department of Electrical Engineering, Sharif university of Technology, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]},{"raw_affiliation_string":"Department of Electrical Engineering, Sharif university of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113765742","display_name":"Mahmoud Tabandeh","orcid":null},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Mahmoud Tabandeh","raw_affiliation_strings":["Department of Electrical Engineering, Sharif University of Technology, Tehran, Iran","Department of Electrical Engineering, Sharif university of Technology, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]},{"raw_affiliation_string":"Department of Electrical Engineering, Sharif university of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050995866","display_name":"Bizhan Rashidian","orcid":"https://orcid.org/0000-0001-8247-6341"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Bizhan Rashidian","raw_affiliation_strings":["Department of Electrical Engineering, Sharif University of Technology, Tehran, Iran","Department of Electrical Engineering, Sharif university of Technology, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]},{"raw_affiliation_string":"Department of Electrical Engineering, Sharif university of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5002836245"],"corresponding_institution_ids":["https://openalex.org/I133529467"],"apc_list":null,"apc_paid":null,"fwci":1.0599,"has_fulltext":false,"cited_by_count":29,"citation_normalized_percentile":{"value":0.78973487,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"252","last_page":"255"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9941999912261963,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.7320433259010315},{"id":"https://openalex.org/keywords/upset","display_name":"Upset","score":0.730764627456665},{"id":"https://openalex.org/keywords/single-event-upset","display_name":"Single event upset","score":0.6680405139923096},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.6300104856491089},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.622349739074707},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5710694193840027},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5593323707580566},{"id":"https://openalex.org/keywords/standby-power","display_name":"Standby power","score":0.4964662194252014},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48045819997787476},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.432211309671402},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.431481271982193},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.42679935693740845},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4142225384712219},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.413869708776474},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.38072726130485535},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28466805815696716},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.20490053296089172},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1370459794998169},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.08150163292884827}],"concepts":[{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.7320433259010315},{"id":"https://openalex.org/C2778002589","wikidata":"https://www.wikidata.org/wiki/Q2406791","display_name":"Upset","level":2,"score":0.730764627456665},{"id":"https://openalex.org/C2780073065","wikidata":"https://www.wikidata.org/wiki/Q1476733","display_name":"Single event upset","level":3,"score":0.6680405139923096},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.6300104856491089},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.622349739074707},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5710694193840027},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5593323707580566},{"id":"https://openalex.org/C7140552","wikidata":"https://www.wikidata.org/wiki/Q1366402","display_name":"Standby power","level":3,"score":0.4964662194252014},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48045819997787476},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.432211309671402},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.431481271982193},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.42679935693740845},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4142225384712219},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.413869708776474},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.38072726130485535},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28466805815696716},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.20490053296089172},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1370459794998169},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.08150163292884827},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2011.6157169","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2011.6157169","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 9th IEEE International Conference on ASIC","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.5400000214576721}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1980433502","https://openalex.org/W2050431855","https://openalex.org/W2054149682","https://openalex.org/W2109808009","https://openalex.org/W2121865804","https://openalex.org/W2143253204"],"related_works":["https://openalex.org/W2102538861","https://openalex.org/W1523508240","https://openalex.org/W2086616086","https://openalex.org/W2622269177","https://openalex.org/W2978528242","https://openalex.org/W2165400042","https://openalex.org/W2160088500","https://openalex.org/W2081303028","https://openalex.org/W3208260600","https://openalex.org/W2012451149"],"abstract_inverted_index":{"Downscaling":[0],"trend":[1],"in":[2,87,104,110,113],"CMOS":[3],"technology":[4],"on":[5,16],"the":[6,14,17,53,73],"one":[7],"hand":[8],"and":[9,79,84,106],"reducing":[10],"supply":[11],"voltage":[12],"of":[13,48,55,75],"circuits":[15,31],"other":[18,90],"hand,":[19],"make":[20],"devices":[21],"more":[22],"susceptive":[23],"to":[24,34,60],"soft":[25],"errors":[26],"such":[27],"as":[28],"SEU.":[29],"Latch":[30],"are":[32],"prone":[33],"be":[35],"affected":[36],"by":[37],"SEUs.":[38,58],"In":[39],"this":[40],"article,":[41],"we":[42],"propose":[43],"a":[44],"new":[45],"circuit":[46],"design":[47,64],"latch":[49],"using":[50],"redundancy":[51],"with":[52,89,115],"aim":[54],"immunity":[56],"against":[57],"According":[59],"simulation":[61,95],"results,":[62],"our":[63,99],"not":[65],"only":[66],"guaranties":[67],"full":[68],"immunity,":[69],"but":[70],"also":[71],"has":[72,101],"advantage":[74],"occupying":[76],"less":[77,82],"area":[78],"consuming":[80],"much":[81],"power":[83,105],"performance":[85],"penalty":[86],"comparison":[88,114],"SEU":[91],"immune":[92],"latches.":[93],"The":[94],"results":[96],"show":[97],"that":[98],"solution":[100],"65.76%":[102],"reduction":[103,109],"about":[107],"50.65%":[108],"propagation":[111],"delay":[112],"TMR-latch.":[116]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}