{"id":"https://openalex.org/W2018822483","doi":"https://doi.org/10.1109/asicon.2011.6157129","title":"A coarse-grained reconfigurable computing unit","display_name":"A coarse-grained reconfigurable computing unit","publication_year":2011,"publication_date":"2011-10-01","ids":{"openalex":"https://openalex.org/W2018822483","doi":"https://doi.org/10.1109/asicon.2011.6157129","mag":"2018822483"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2011.6157129","is_oa":true,"landing_page_url":"https://doi.org/10.1109/asicon.2011.6157129","pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6157129","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 9th IEEE International Conference on ASIC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6157129","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048039527","display_name":"Kanwen Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Kanwen Wang","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","State Key Laboratory of ASIC and System,Fudan University,Shanghai 201203,China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of ASIC and System,Fudan University,Shanghai 201203,China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101683904","display_name":"Shuai Chen","orcid":"https://orcid.org/0000-0002-9310-6300"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shuai Chen","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","State Key Laboratory of ASIC and System,Fudan University,Shanghai 201203,China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of ASIC and System,Fudan University,Shanghai 201203,China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100694034","display_name":"Wei Cao","orcid":"https://orcid.org/0000-0003-0339-7093"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wei Cao","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","State Key Laboratory of ASIC and System,Fudan University,Shanghai 201203,China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of ASIC and System,Fudan University,Shanghai 201203,China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002732486","display_name":"Lingli Wang","orcid":"https://orcid.org/0000-0002-0579-3527"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lingli Wang","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","State Key Laboratory of ASIC and System,Fudan University,Shanghai 201203,China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of ASIC and System,Fudan University,Shanghai 201203,China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108582576","display_name":"Jiarong Tong","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiarong Tong","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","State Key Laboratory of ASIC and System,Fudan University,Shanghai 201203,China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of ASIC and System,Fudan University,Shanghai 201203,China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5048039527"],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.08561611,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"42","issue":null,"first_page":"87","last_page":"90"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.8736311197280884},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.7331244945526123},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7025139331817627},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6611398458480835},{"id":"https://openalex.org/keywords/domino-logic","display_name":"Domino logic","score":0.6363592743873596},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6038731932640076},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.4917736351490021},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.46735548973083496},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.40575408935546875},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3331380784511566},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.314200758934021},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2933153212070465},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12017679214477539},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11646968126296997},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11086809635162354},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.10731843113899231},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.09005886316299438}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8736311197280884},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.7331244945526123},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7025139331817627},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6611398458480835},{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.6363592743873596},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6038731932640076},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.4917736351490021},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.46735548973083496},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40575408935546875},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3331380784511566},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.314200758934021},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2933153212070465},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12017679214477539},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11646968126296997},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11086809635162354},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.10731843113899231},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.09005886316299438},{"id":"https://openalex.org/C24890656","wikidata":"https://www.wikidata.org/wiki/Q82811","display_name":"Acoustics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2011.6157129","is_oa":true,"landing_page_url":"https://doi.org/10.1109/asicon.2011.6157129","pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6157129","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 9th IEEE International Conference on ASIC","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1109/asicon.2011.6157129","is_oa":true,"landing_page_url":"https://doi.org/10.1109/asicon.2011.6157129","pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6157129","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 9th IEEE International Conference on ASIC","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2018822483.pdf","grobid_xml":"https://content.openalex.org/works/W2018822483.grobid-xml"},"referenced_works_count":9,"referenced_works":["https://openalex.org/W1590193206","https://openalex.org/W2001254103","https://openalex.org/W2099061921","https://openalex.org/W2127439404","https://openalex.org/W2131609241","https://openalex.org/W2151435713","https://openalex.org/W2163916557","https://openalex.org/W2166017534","https://openalex.org/W6682574352"],"related_works":["https://openalex.org/W3170806431","https://openalex.org/W2357289797","https://openalex.org/W2049809742","https://openalex.org/W2584083726","https://openalex.org/W2903539032","https://openalex.org/W2128096982","https://openalex.org/W2586772094","https://openalex.org/W2071491930","https://openalex.org/W2584709885","https://openalex.org/W2027242255"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3],"16-bit":[4],"coarse-grained":[5],"reconfigurable":[6],"computing":[7,12,18],"unit.":[8],"It":[9],"consists":[10],"of":[11,38,67],"part":[13,19,28],"and":[14,23,41,50],"interconnection":[15,27],"part.":[16],"The":[17,53],"includes":[20,29],"adders/subtractors,":[21],"shifters":[22],"complementers,":[24],"whereas":[25],"the":[26,58,64],"multiplexers.":[30],"Apart":[31],"from":[32],"basic":[33],"functions,":[34],"it":[35],"is":[36,60],"capable":[37],"performing":[39],"1-output":[40],"2-output":[42],"constant":[43],"multiplication,":[44],"4-input":[45],"adder":[46],"tree,":[47],"absolute":[48],"difference":[49],"butterfly":[51],"operation.":[52],"implementation":[54],"results":[55],"show":[56],"that":[57],"area":[59],"2964":[61],"gates":[62],"with":[63],"critical":[65],"path":[66],"18.24ns":[68],"under":[69],"130-nm":[70],"CMOS":[71],"technology.":[72]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}