{"id":"https://openalex.org/W2037817398","doi":"https://doi.org/10.1109/asicon.2011.6157127","title":"Multi-stage power gating based on controlling values of logic gates","display_name":"Multi-stage power gating based on controlling values of logic gates","publication_year":2011,"publication_date":"2011-10-01","ids":{"openalex":"https://openalex.org/W2037817398","doi":"https://doi.org/10.1109/asicon.2011.6157127","mag":"2037817398"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2011.6157127","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2011.6157127","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 9th IEEE International Conference on ASIC","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013366563","display_name":"Yu Jin","orcid":"https://orcid.org/0000-0003-3861-5089"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yu Jin","raw_affiliation_strings":["Graduate School of IPS, Waseda University, Kitakyushu, Japan","Grad. School of IPS, Waseda University 2-7 Hibikino, Wakamatsu, Kitakyushu, 808-0135 Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of IPS, Waseda University, Kitakyushu, Japan","institution_ids":["https://openalex.org/I150744194"]},{"raw_affiliation_string":"Grad. School of IPS, Waseda University 2-7 Hibikino, Wakamatsu, Kitakyushu, 808-0135 Japan","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103496033","display_name":"Shinji Kimura","orcid":null},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shinji Kimura","raw_affiliation_strings":["Graduate School of IPS, Waseda University, Kitakyushu, Japan","Grad. School of IPS, Waseda University 2-7 Hibikino, Wakamatsu, Kitakyushu, 808-0135 Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of IPS, Waseda University, Kitakyushu, Japan","institution_ids":["https://openalex.org/I150744194"]},{"raw_affiliation_string":"Grad. School of IPS, Waseda University 2-7 Hibikino, Wakamatsu, Kitakyushu, 808-0135 Japan","institution_ids":["https://openalex.org/I150744194"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I150744194"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"110","issue":null,"first_page":"79","last_page":"82"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.9559522271156311},{"id":"https://openalex.org/keywords/gating","display_name":"Gating","score":0.6838932633399963},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6341460347175598},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.6093130111694336},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5806272625923157},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5704521536827087},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.519249677658081},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5048068761825562},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.4468023180961609},{"id":"https://openalex.org/keywords/switched-mode-power-supply","display_name":"Switched-mode power supply","score":0.44377508759498596},{"id":"https://openalex.org/keywords/pull-up-resistor","display_name":"Pull-up resistor","score":0.4430939257144928},{"id":"https://openalex.org/keywords/and-gate","display_name":"AND gate","score":0.4362155497074127},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.38677138090133667},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.3672104477882385},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.349037230014801},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3367578089237213},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2833654284477234},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2638806998729706},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.0980910062789917}],"concepts":[{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.9559522271156311},{"id":"https://openalex.org/C194544171","wikidata":"https://www.wikidata.org/wiki/Q21105679","display_name":"Gating","level":2,"score":0.6838932633399963},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6341460347175598},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.6093130111694336},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5806272625923157},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5704521536827087},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.519249677658081},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5048068761825562},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.4468023180961609},{"id":"https://openalex.org/C151799858","wikidata":"https://www.wikidata.org/wiki/Q587008","display_name":"Switched-mode power supply","level":3,"score":0.44377508759498596},{"id":"https://openalex.org/C61818909","wikidata":"https://www.wikidata.org/wiki/Q1987617","display_name":"Pull-up resistor","level":5,"score":0.4430939257144928},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.4362155497074127},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.38677138090133667},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.3672104477882385},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.349037230014801},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3367578089237213},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2833654284477234},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2638806998729706},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0980910062789917},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.0},{"id":"https://openalex.org/C42407357","wikidata":"https://www.wikidata.org/wiki/Q521","display_name":"Physiology","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2011.6157127","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2011.6157127","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 9th IEEE International Conference on ASIC","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8600000143051147,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320338075","display_name":"Core Research for Evolutional Science and Technology","ror":"https://ror.org/00097mb19"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1982875408","https://openalex.org/W1992813513","https://openalex.org/W2084141856","https://openalex.org/W2114692554","https://openalex.org/W2119060381","https://openalex.org/W2140707386","https://openalex.org/W2158186945","https://openalex.org/W2742453074","https://openalex.org/W2921793754","https://openalex.org/W6677925612","https://openalex.org/W7025122027"],"related_works":["https://openalex.org/W2061180121","https://openalex.org/W2546524276","https://openalex.org/W2152979262","https://openalex.org/W4226239708","https://openalex.org/W2005728592","https://openalex.org/W4239594101","https://openalex.org/W3127845477","https://openalex.org/W229101532","https://openalex.org/W2113774150","https://openalex.org/W2188626039"],"abstract_inverted_index":{"As":[0],"the":[1,17,34,50,54,58,80,87,95,99,110],"CMOS":[2,18],"technology":[3],"scales":[4],"down,":[5],"low":[6],"power":[7,15,23,30,55,71,81,88],"technologies":[8],"have":[9],"been":[10],"expected":[11],"to":[12,57],"reduce":[13],"leakage":[14],"of":[16,37,45,83,101],"device.":[19],"Controlling":[20],"value":[21,52],"based":[22,74],"gating":[24,31,72],"is":[25],"a":[26,46,69],"fine-grained":[27],"active":[28],"mode":[29],"approach":[32,97],"using":[33],"controlling":[35,51,76],"values":[36,77],"logic":[38,47,59],"elements.":[39],"In":[40,64],"this":[41,65],"method,":[42],"one":[43],"input":[44],"gate":[48],"taking":[49],"stops":[53],"supply":[56,82],"blocks":[60],"generating":[61],"other":[62],"inputs.":[63],"paper,":[66],"we":[67],"propose":[68],"multi-stage":[70],"method":[73],"on":[75],"by":[78,104],"stopping":[79],"several":[84],"gates":[85],"in":[86,106],"controlled":[89],"blocks.":[90],"Experimental":[91],"results":[92],"show":[93],"that":[94],"proposed":[96],"increases":[98],"number":[100],"power-off":[102],"elements":[103],"26.7%":[105],"average":[107],"compared":[108],"with":[109],"single-stage":[111],"power-gating":[112],"method.":[113]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}