{"id":"https://openalex.org/W2062035449","doi":"https://doi.org/10.1109/asicon.2011.6157122","title":"Research on design of a reconfigurable parallel structure targeted at LFSR","display_name":"Research on design of a reconfigurable parallel structure targeted at LFSR","publication_year":2011,"publication_date":"2011-10-01","ids":{"openalex":"https://openalex.org/W2062035449","doi":"https://doi.org/10.1109/asicon.2011.6157122","mag":"2062035449"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2011.6157122","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2011.6157122","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 9th IEEE International Conference on ASIC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101556571","display_name":"Wei Li","orcid":"https://orcid.org/0000-0002-6597-0142"},"institutions":[{"id":"https://openalex.org/I169689159","display_name":"PLA Information Engineering University","ror":"https://ror.org/00mm1qk40","country_code":"CN","type":"education","lineage":["https://openalex.org/I169689159"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Wei Li","raw_affiliation_strings":["Institute of Electronic Technology, Information and Engineering University, Zhengzhou, China","Institute of Electronic Technology,The Information Engineering University,Zhengzhou 450004,China)"],"affiliations":[{"raw_affiliation_string":"Institute of Electronic Technology, Information and Engineering University, Zhengzhou, China","institution_ids":["https://openalex.org/I169689159"]},{"raw_affiliation_string":"Institute of Electronic Technology,The Information Engineering University,Zhengzhou 450004,China)","institution_ids":["https://openalex.org/I169689159"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075658591","display_name":"Xuan Yang","orcid":"https://orcid.org/0000-0003-1817-9814"},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xuan Yang","raw_affiliation_strings":["Jiangnan Institute of Computing Technology, Wuxi, China","Jiangnan Institute of Computing Technology, Wuxi 214083, China"],"affiliations":[{"raw_affiliation_string":"Jiangnan Institute of Computing Technology, Wuxi, China","institution_ids":["https://openalex.org/I4210090176"]},{"raw_affiliation_string":"Jiangnan Institute of Computing Technology, Wuxi 214083, China","institution_ids":["https://openalex.org/I4210090176"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103036777","display_name":"Zibin Dai","orcid":"https://orcid.org/0000-0003-0359-8434"},"institutions":[{"id":"https://openalex.org/I169689159","display_name":"PLA Information Engineering University","ror":"https://ror.org/00mm1qk40","country_code":"CN","type":"education","lineage":["https://openalex.org/I169689159"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zibin Dai","raw_affiliation_strings":["Institute of Electronic Technology, Information and Engineering University, Zhengzhou, China","Institute of Electronic Technology,The Information Engineering University,Zhengzhou 450004,China)"],"affiliations":[{"raw_affiliation_string":"Institute of Electronic Technology, Information and Engineering University, Zhengzhou, China","institution_ids":["https://openalex.org/I169689159"]},{"raw_affiliation_string":"Institute of Electronic Technology,The Information Engineering University,Zhengzhou 450004,China)","institution_ids":["https://openalex.org/I169689159"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5101556571"],"corresponding_institution_ids":["https://openalex.org/I169689159"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.11339124,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"45","issue":null,"first_page":"59","last_page":"63"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/linear-feedback-shift-register","display_name":"Linear feedback shift register","score":0.8566959500312805},{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.8292851448059082},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7220401763916016},{"id":"https://openalex.org/keywords/stream-cipher","display_name":"Stream cipher","score":0.6559395790100098},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5797973275184631},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5592308044433594},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5304058790206909},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4775455892086029},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.45520877838134766},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.43555518984794617},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.43387091159820557},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.328726202249527},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.20558124780654907},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.1563272476196289},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.147223562002182},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.13685142993927002},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.13614371418952942},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11223828792572021}],"concepts":[{"id":"https://openalex.org/C159862308","wikidata":"https://www.wikidata.org/wiki/Q681101","display_name":"Linear feedback shift register","level":4,"score":0.8566959500312805},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.8292851448059082},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7220401763916016},{"id":"https://openalex.org/C92950451","wikidata":"https://www.wikidata.org/wiki/Q864718","display_name":"Stream cipher","level":3,"score":0.6559395790100098},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5797973275184631},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5592308044433594},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5304058790206909},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4775455892086029},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.45520877838134766},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.43555518984794617},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.43387091159820557},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.328726202249527},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.20558124780654907},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.1563272476196289},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.147223562002182},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.13685142993927002},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.13614371418952942},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11223828792572021},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2011.6157122","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2011.6157122","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 9th IEEE International Conference on ASIC","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4000000059604645,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2003850193","https://openalex.org/W2108809230","https://openalex.org/W2172193760"],"related_works":["https://openalex.org/W3157572643","https://openalex.org/W2067080229","https://openalex.org/W2469870931","https://openalex.org/W3028798907","https://openalex.org/W1504687861","https://openalex.org/W2293873817","https://openalex.org/W1979198062","https://openalex.org/W185758473","https://openalex.org/W2364182266","https://openalex.org/W2506471491"],"abstract_inverted_index":{"The":[0,83],"paper":[1,60],"proposed":[2,35],"a":[3,68],"reconfigurable":[4,17,62,91],"parallel":[5,32,40,64],"hardware":[6,36,72],"structure":[7,20,37],"targeted":[8],"at":[9],"linear":[10],"feedback":[11,69,92,99],"shift":[12,70,93],"register.":[13],"As":[14,29],"to":[15,30,66],"the":[16,19,31,34,51,54,59,74,77,87,105],"performance,":[18,33,58],"could":[21,38],"reconfigure":[22],"different":[23],"LFSR":[24,43],"in":[25,45,79],"various":[26],"stream":[27],"ciphers.":[28],"support":[39],"update":[41],"of":[42,90],"sequences":[44],"one":[46],"clock":[47],"cycle.":[48],"Besides,":[49],"with":[50,95],"tradeoff":[52],"between":[53],"flexibility":[55],"and":[56,63],"high":[57],"adopted":[61],"technology":[65],"design":[67,78],"register":[71,94],"structure,":[73],"thesis":[75],"synthesized":[76],"0.18\u03bcm":[80],"CMOS":[81],"process.":[82],"result":[84],"proves":[85],"that":[86],"critical":[88],"path":[89],"256":[96],"lengths,":[97],"random":[98],"taps,":[100],"32":[101],"parallelizability":[102],"is":[103],"7.63ns,":[104],"throughput":[106],"rate":[107],"can":[108],"achieve":[109],"4.09Gbps":[110],"for":[111],"LFSR(256":[112],"lengths).":[113]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}