{"id":"https://openalex.org/W2167068956","doi":"https://doi.org/10.1109/asicon.2011.6157119","title":"ADDLL/VDD-biasing co-design for process characterization, performance calibration, and clock synchronization in variation-tolerant designs","display_name":"ADDLL/VDD-biasing co-design for process characterization, performance calibration, and clock synchronization in variation-tolerant designs","publication_year":2011,"publication_date":"2011-10-01","ids":{"openalex":"https://openalex.org/W2167068956","doi":"https://doi.org/10.1109/asicon.2011.6157119","mag":"2167068956"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2011.6157119","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2011.6157119","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 9th IEEE International Conference on ASIC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027661271","display_name":"Jinn\u2010Shyan Wang","orcid":"https://orcid.org/0000-0001-7638-0802"},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Jinn-Shyan Wang","raw_affiliation_strings":["Department of Electrical Engineering, Chung-Cheng University, Chiayi, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Chung-Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079808100","display_name":"Yung-Chen Chien","orcid":"https://orcid.org/0000-0001-9432-2323"},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yung-Chen Chien","raw_affiliation_strings":["Department of Electrical Engineering, Chung-Cheng University, Chiayi, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Chung-Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113409404","display_name":"Jia-Hong Lin","orcid":"https://orcid.org/0009-0001-4579-4233"},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jia-Hong Lin","raw_affiliation_strings":["Department of Electrical Engineering, Chung-Cheng University, Chiayi, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Chung-Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104623168","display_name":"Chun\u2010Yuan Cheng","orcid":null},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chun-Yuan Cheng","raw_affiliation_strings":["Department of Electrical Engineering, Chung-Cheng University, Chiayi, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Chung-Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069764621","display_name":"Ying-Ting Ma","orcid":null},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ying-Ting Ma","raw_affiliation_strings":["Department of Electrical Engineering, Chung-Cheng University, Chiayi, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Chung-Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058181693","display_name":"Chung-Hsun Huang","orcid":"https://orcid.org/0000-0002-5378-2670"},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chung-Hsun Huang","raw_affiliation_strings":["Department of Electrical Engineering, Chung-Cheng University, Chiayi, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Chung-Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5027661271"],"corresponding_institution_ids":["https://openalex.org/I148099254"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.17064423,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"47","last_page":"50"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/biasing","display_name":"Biasing","score":0.8383796811103821},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.6494179368019104},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5778748393058777},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.5726879835128784},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5655337572097778},{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.5588871240615845},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5214152336120605},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.42206281423568726},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20530974864959717},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15931329131126404},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1191648542881012},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09941080212593079},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.062088608741760254}],"concepts":[{"id":"https://openalex.org/C20254490","wikidata":"https://www.wikidata.org/wiki/Q719550","display_name":"Biasing","level":3,"score":0.8383796811103821},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.6494179368019104},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5778748393058777},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.5726879835128784},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5655337572097778},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.5588871240615845},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5214152336120605},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.42206281423568726},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20530974864959717},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15931329131126404},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1191648542881012},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09941080212593079},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.062088608741760254},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2011.6157119","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2011.6157119","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 9th IEEE International Conference on ASIC","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2101848657","https://openalex.org/W2123892915","https://openalex.org/W2146750110","https://openalex.org/W2146948228","https://openalex.org/W2158426860","https://openalex.org/W2160704142","https://openalex.org/W2161700969","https://openalex.org/W2540002431","https://openalex.org/W6683316906"],"related_works":["https://openalex.org/W2069427488","https://openalex.org/W4281694563","https://openalex.org/W2080696413","https://openalex.org/W2163182355","https://openalex.org/W1506140395","https://openalex.org/W4232799642","https://openalex.org/W2912082923","https://openalex.org/W2744827311","https://openalex.org/W2376107070","https://openalex.org/W2146056662"],"abstract_inverted_index":{"This":[0],"work":[1],"proposes":[2],"an":[3],"ADDLL/VDD-biasing":[4],"co-design":[5],"methodology":[6],"for":[7,41,55],"variation-tolerant":[8],"designs.":[9],"A":[10],"modified":[11],"ADDLL":[12,48,75],"behaves":[13],"as":[14,51],"a":[15,30,38,52],"variability":[16],"sensor":[17],"in":[18],"the":[19,24,35,47,56,64,67,74],"beginning":[20],"of":[21,37,66,73],"operation,":[22,46],"and":[23],"sensing":[25],"result":[26],"is":[27,49],"used":[28],"by":[29],"VDD-biasing":[31],"circuit":[32],"to":[33],"adjust":[34],"VDD":[36],"loaded":[39,68],"design":[40,69,82],"performance":[42,65],"calibration.":[43],"During":[44],"normal":[45],"reused":[50],"de-skewing":[53],"element":[54],"calibrated":[57],"design.":[58],"With":[59],"this":[60],"methodology,":[61],"not":[62],"only":[63],"but":[70],"also":[71],"that":[72],"can":[76],"be":[77],"effectively":[78],"adjusted":[79],"toward":[80],"their":[81],"specifications":[83],"even":[84],"under":[85],"serious":[86],"process":[87],"variations.":[88]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}