{"id":"https://openalex.org/W7128646396","doi":"https://doi.org/10.1109/asianhost68425.2025.11370380","title":"An Efficient Barrett Modular Multiplier Design for Zero-Knowledge Proof","display_name":"An Efficient Barrett Modular Multiplier Design for Zero-Knowledge Proof","publication_year":2025,"publication_date":"2025-12-19","ids":{"openalex":"https://openalex.org/W7128646396","doi":"https://doi.org/10.1109/asianhost68425.2025.11370380"},"language":null,"primary_location":{"id":"doi:10.1109/asianhost68425.2025.11370380","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asianhost68425.2025.11370380","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 Asian Hardware Oriented Security and Trust Symposium (AsianHOST)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5125668312","display_name":"Jiahao Li","orcid":null},"institutions":[{"id":"https://openalex.org/I162868743","display_name":"Tianjin University","ror":"https://ror.org/012tb2g32","country_code":"CN","type":"education","lineage":["https://openalex.org/I162868743"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiahao Li","raw_affiliation_strings":["Tianjin University,School of Microelectronics,Tianjin,China,300072"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tianjin University,School of Microelectronics,Tianjin,China,300072","institution_ids":["https://openalex.org/I162868743"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5125632224","display_name":"Qiang Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I162868743","display_name":"Tianjin University","ror":"https://ror.org/012tb2g32","country_code":"CN","type":"education","lineage":["https://openalex.org/I162868743"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qiang Liu","raw_affiliation_strings":["Tianjin University,School of Microelectronics,Tianjin,China,300072"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tianjin University,School of Microelectronics,Tianjin,China,300072","institution_ids":["https://openalex.org/I162868743"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038665861","display_name":"Ray C.C. CHEUNG","orcid":null},"institutions":[{"id":"https://openalex.org/I168719708","display_name":"City University of Hong Kong","ror":"https://ror.org/03q8dnn23","country_code":"HK","type":"education","lineage":["https://openalex.org/I168719708"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Ray C.C. Cheung","raw_affiliation_strings":["City University of Hong Kong,Department of Electrical Engineering,Hong Kong,SAR,China,999077"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"City University of Hong Kong,Department of Electrical Engineering,Hong Kong,SAR,China,999077","institution_ids":["https://openalex.org/I168719708"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5124893704","display_name":"Zhaohui Guo","orcid":null},"institutions":[{"id":"https://openalex.org/I162868743","display_name":"Tianjin University","ror":"https://ror.org/012tb2g32","country_code":"CN","type":"education","lineage":["https://openalex.org/I162868743"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhaohui Guo","raw_affiliation_strings":["Tianjin University,School of Microelectronics,Tianjin,China,300072"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tianjin University,School of Microelectronics,Tianjin,China,300072","institution_ids":["https://openalex.org/I162868743"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.5206999778747559,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.5206999778747559,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10237","display_name":"Cryptography and Data Security","score":0.24549999833106995,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.04490000009536743,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.7681000232696533},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7279999852180481},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.6136999726295471},{"id":"https://openalex.org/keywords/proof-of-concept","display_name":"Proof of concept","score":0.5421000123023987},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.41019999980926514},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3668000102043152},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.3537999987602234},{"id":"https://openalex.org/keywords/modular-arithmetic","display_name":"Modular arithmetic","score":0.3440000116825104}],"concepts":[{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.7681000232696533},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7279999852180481},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7261000275611877},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.6136999726295471},{"id":"https://openalex.org/C124978682","wikidata":"https://www.wikidata.org/wiki/Q1201019","display_name":"Proof of concept","level":2,"score":0.5421000123023987},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.41019999980926514},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40369999408721924},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3950999975204468},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3675999939441681},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3668000102043152},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.3537999987602234},{"id":"https://openalex.org/C32049820","wikidata":"https://www.wikidata.org/wiki/Q319400","display_name":"Modular arithmetic","level":3,"score":0.3440000116825104},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3434999883174896},{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.32820001244544983},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.3100999891757965},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.29919999837875366},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.2964000105857849},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.29249998927116394},{"id":"https://openalex.org/C106516650","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm design","level":2,"score":0.2854999899864197},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.28439998626708984},{"id":"https://openalex.org/C55396564","wikidata":"https://www.wikidata.org/wiki/Q3084971","display_name":"Process design","level":3,"score":0.2615000009536743},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.2581999897956848},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.25529998540878296},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.2515999972820282}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asianhost68425.2025.11370380","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asianhost68425.2025.11370380","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 Asian Hardware Oriented Security and Trust Symposium (AsianHOST)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Zero-Knowledge":[0],"Proof":[1],"(ZKP)":[2],"has":[3],"been":[4,33],"widely":[5],"applied":[6],"in":[7],"fields":[8],"such":[9],"as":[10],"blockchain":[11],"and":[12,23,92,95],"privacy-preserving":[13],"computing.":[14],"However,":[15],"the":[16,37,54,81],"proof":[17],"generation":[18],"process":[19],"remains":[20],"computationally":[21],"complex":[22],"time-consuming,":[24],"which":[25],"limits":[26],"its":[27],"further":[28],"applications.":[29],"Various":[30],"schemes":[31,47],"have":[32],"proposed":[34,82],"to":[35,76,90],"optimize":[36],"underlying":[38],"modular":[39,61],"operations":[40],"with":[41],"dedicated":[42],"hardware":[43],"support,":[44],"but":[45],"existing":[46,78,103],"still":[48],"face":[49],"low-efficiency":[50],"problems.":[51],"To":[52],"address":[53],"problems,":[55],"we":[56],"propose":[57],"an":[58,97,102],"efficient":[59],"Barrett":[60],"multiplier":[62],"design,":[63],"especially":[64],"for":[65],"ZKP.":[66],"Evaluation":[67],"on":[68],"a":[69],"Xilinx":[70],"XCVU9P":[71],"FPGA":[72],"shows":[73],"that,":[74],"compared":[75],"two":[77],"pipelined":[79],"designs,":[80],"design":[83],"improves":[84],"throughput":[85],"per":[86],"slice":[87],"by":[88],"up":[89],"20.4%":[91],"49.6%,":[93],"respectively,":[94],"achieves":[96],"$8.6":[98],"\\times$":[99],"improvement":[100],"over":[101],"non-pipelined":[104],"design.":[105]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2026-02-12T00:00:00"}