{"id":"https://openalex.org/W7128632797","doi":"https://doi.org/10.1109/asianhost68425.2025.11370371","title":"A Portable and Hybrid Verification Framework Using C and UVM for Secure RISC-V SoCs","display_name":"A Portable and Hybrid Verification Framework Using C and UVM for Secure RISC-V SoCs","publication_year":2025,"publication_date":"2025-12-19","ids":{"openalex":"https://openalex.org/W7128632797","doi":"https://doi.org/10.1109/asianhost68425.2025.11370371"},"language":null,"primary_location":{"id":"doi:10.1109/asianhost68425.2025.11370371","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asianhost68425.2025.11370371","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 Asian Hardware Oriented Security and Trust Symposium (AsianHOST)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5122925250","display_name":"Muhammad Yasir Farooq","orcid":null},"institutions":[{"id":"https://openalex.org/I197827452","display_name":"Institute of Space Technology","ror":"https://ror.org/01tmmzv45","country_code":"PK","type":"education","lineage":["https://openalex.org/I197827452"]}],"countries":["PK"],"is_corresponding":false,"raw_author_name":"Muhammad Yasir Farooq","raw_affiliation_strings":["Institute of Space Technology (IST),Islamabad,Pakistan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Space Technology (IST),Islamabad,Pakistan","institution_ids":["https://openalex.org/I197827452"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063931122","display_name":"Haroon Waris","orcid":"https://orcid.org/0000-0003-4670-3919"},"institutions":[{"id":"https://openalex.org/I197827452","display_name":"Institute of Space Technology","ror":"https://ror.org/01tmmzv45","country_code":"PK","type":"education","lineage":["https://openalex.org/I197827452"]}],"countries":["PK"],"is_corresponding":false,"raw_author_name":"Haroon Waris","raw_affiliation_strings":["Institute of Space Technology (IST),Islamabad,Pakistan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Space Technology (IST),Islamabad,Pakistan","institution_ids":["https://openalex.org/I197827452"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055800000","display_name":"Chenghua Wang","orcid":"https://orcid.org/0000-0001-8415-0548"},"institutions":[{"id":"https://openalex.org/I9842412","display_name":"Nanjing University of Aeronautics and Astronautics","ror":"https://ror.org/01scyh794","country_code":"CN","type":"education","lineage":["https://openalex.org/I9842412"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chenghua Wang","raw_affiliation_strings":["Nanjing University of Aeronautics and Astronautics (NUAA),College of IC Design,Nanjing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nanjing University of Aeronautics and Astronautics (NUAA),College of IC Design,Nanjing,China","institution_ids":["https://openalex.org/I9842412"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5125664043","display_name":"Muhammad Usman Akram","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Muhammad Usman Akram","raw_affiliation_strings":["National University of Sciences & Technology,Islamabad,Pakistan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National University of Sciences & Technology,Islamabad,Pakistan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048460729","display_name":"Jiatong Tian","orcid":null},"institutions":[{"id":"https://openalex.org/I9842412","display_name":"Nanjing University of Aeronautics and Astronautics","ror":"https://ror.org/01scyh794","country_code":"CN","type":"education","lineage":["https://openalex.org/I9842412"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiatong Tian","raw_affiliation_strings":["Nanjing University of Aeronautics and Astronautics (NUAA),College of IC Design,Nanjing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nanjing University of Aeronautics and Astronautics (NUAA),College of IC Design,Nanjing,China","institution_ids":["https://openalex.org/I9842412"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5125658033","display_name":"Jiang Li","orcid":null},"institutions":[{"id":"https://openalex.org/I9842412","display_name":"Nanjing University of Aeronautics and Astronautics","ror":"https://ror.org/01scyh794","country_code":"CN","type":"education","lineage":["https://openalex.org/I9842412"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiang Li","raw_affiliation_strings":["Nanjing University of Aeronautics and Astronautics (NUAA),College of IC Design,Nanjing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nanjing University of Aeronautics and Astronautics (NUAA),College of IC Design,Nanjing,China","institution_ids":["https://openalex.org/I9842412"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100641142","display_name":"Wei Liu","orcid":"https://orcid.org/0000-0002-7409-0948"},"institutions":[{"id":"https://openalex.org/I9842412","display_name":"Nanjing University of Aeronautics and Astronautics","ror":"https://ror.org/01scyh794","country_code":"CN","type":"education","lineage":["https://openalex.org/I9842412"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weiqiang Liu","raw_affiliation_strings":["Nanjing University of Aeronautics and Astronautics (NUAA),College of IC Design,Nanjing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nanjing University of Aeronautics and Astronautics (NUAA),College of IC Design,Nanjing,China","institution_ids":["https://openalex.org/I9842412"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.66046264,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.31299999356269836,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.31299999356269836,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.19130000472068787,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.13930000364780426,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.6227999925613403},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5353000164031982},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.4952000081539154},{"id":"https://openalex.org/keywords/software-verification","display_name":"Software verification","score":0.4648999869823456},{"id":"https://openalex.org/keywords/high-level-verification","display_name":"High-level verification","score":0.461899995803833},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.4611999988555908},{"id":"https://openalex.org/keywords/verification","display_name":"Verification","score":0.4530999958515167},{"id":"https://openalex.org/keywords/software-portability","display_name":"Software portability","score":0.42969998717308044},{"id":"https://openalex.org/keywords/extensibility","display_name":"Extensibility","score":0.4072999954223633}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8242999911308289},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6686999797821045},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.6227999925613403},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5353000164031982},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.4952000081539154},{"id":"https://openalex.org/C33054407","wikidata":"https://www.wikidata.org/wiki/Q6504747","display_name":"Software verification","level":5,"score":0.4648999869823456},{"id":"https://openalex.org/C187250869","wikidata":"https://www.wikidata.org/wiki/Q5754573","display_name":"High-level verification","level":5,"score":0.461899995803833},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.4611999988555908},{"id":"https://openalex.org/C142284323","wikidata":"https://www.wikidata.org/wiki/Q7921323","display_name":"Verification","level":5,"score":0.4530999958515167},{"id":"https://openalex.org/C63000827","wikidata":"https://www.wikidata.org/wiki/Q3080428","display_name":"Software portability","level":2,"score":0.42969998717308044},{"id":"https://openalex.org/C32833848","wikidata":"https://www.wikidata.org/wiki/Q4115054","display_name":"Extensibility","level":2,"score":0.4072999954223633},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.39750000834465027},{"id":"https://openalex.org/C202973057","wikidata":"https://www.wikidata.org/wiki/Q7380130","display_name":"Runtime verification","level":3,"score":0.39489999413490295},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.3935000002384186},{"id":"https://openalex.org/C43126263","wikidata":"https://www.wikidata.org/wiki/Q128751","display_name":"Source code","level":2,"score":0.3840999901294708},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.373199999332428},{"id":"https://openalex.org/C53942775","wikidata":"https://www.wikidata.org/wiki/Q1211721","display_name":"Code coverage","level":3,"score":0.3709000051021576},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.3499999940395355},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.34619998931884766},{"id":"https://openalex.org/C161821725","wikidata":"https://www.wikidata.org/wiki/Q917415","display_name":"Regression testing","level":5,"score":0.3393000066280365},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.33219999074935913},{"id":"https://openalex.org/C2776831232","wikidata":"https://www.wikidata.org/wiki/Q966812","display_name":"Trusted Computing","level":2,"score":0.2806999981403351},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.2800000011920929},{"id":"https://openalex.org/C2778565505","wikidata":"https://www.wikidata.org/wiki/Q2207566","display_name":"Spec#","level":2,"score":0.27140000462532043},{"id":"https://openalex.org/C128942645","wikidata":"https://www.wikidata.org/wiki/Q1568346","display_name":"Test case","level":3,"score":0.2662999927997589},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.2603999972343445},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.25949999690055847},{"id":"https://openalex.org/C204323151","wikidata":"https://www.wikidata.org/wiki/Q905424","display_name":"Range (aeronautics)","level":2,"score":0.2542000114917755},{"id":"https://openalex.org/C2775928411","wikidata":"https://www.wikidata.org/wiki/Q2041312","display_name":"Fault injection","level":3,"score":0.2515999972820282},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.2502000033855438}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asianhost68425.2025.11370371","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asianhost68425.2025.11370371","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 Asian Hardware Oriented Security and Trust Symposium (AsianHOST)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Comprehensive":[0],"functional":[1,125,168],"verification":[2,31,46,60,74,90],"at":[3],"the":[4,143,164,196],"System-on-Chip":[5],"(SoC)":[6],"level":[7,68],"is":[8,62,145],"a":[9,42,77,108,140,148,235],"critical":[10],"and":[11,25,36,44,50,71,84,95,102,124,132,173,187,192,203,215,231,233,244],"time-consuming":[12],"task.":[13],"The":[14,56,87,159,177],"growing":[15],"adoption":[16],"of":[17,111,136,224],"open":[18,150],"source":[19,151],"RISC-V":[20,54,112,137,209],"based":[21,59,73],"cores":[22,230],"with":[23,155,211,238],"safety":[24],"security":[26,157],"features":[27],"has":[28],"introduced":[29],"new":[30],"challenges":[32],"that":[33,81,163],"require":[34],"scalable":[35],"reusable":[37],"solutions.":[38],"This":[39,219],"paper":[40],"presents":[41],"portable":[43,202],"hybrid":[45,180,225],"framework":[47,61,144,165,198],"using":[48],"C":[49],"UVM":[51,58],"for":[52,92,128,184],"secure":[53,208],"SoCs.":[55],"proposed":[57,197],"designed":[63],"to":[64,107,147,206,241],"support":[65],"both":[66],"C/assembly":[67],"test":[69,79,182],"cases":[70],"SystemVerilog":[72],"components,":[75],"enabling":[76],"dual":[78],"strategy":[80],"enhances":[82],"coverage":[83,126,172,217],"debugging":[85],"capabilities.":[86],"VE":[88],"includes":[89,234],"components":[91],"core,":[93],"cache":[94],"peripheral":[96],"interfaces":[97],"such":[98],"as":[99],"agents,":[100],"predictors":[101],"scoreboards,":[103],"making":[104],"it":[105],"applicable":[106],"wide":[109],"range":[110],"standard":[113],"extension":[114],"cores.":[115],"It":[116],"also":[117],"supports":[118],"third-party":[119],"VIP":[120],"integration,":[121],"regression":[122],"analysis":[123],"tracking":[127],"integer,":[129],"multiplication,":[130],"compressed":[131],"floating-point":[133],"instruction":[134,175],"sets":[135],"core.":[138],"As":[139],"case":[141],"study,":[142],"applied":[146],"customized":[149],"RISCV":[152,229],"SoC":[153],"enhanced":[154],"AES":[156,188],"features.":[158],"experimental":[160],"results":[161],"demonstrate":[162],"achieves":[166],"90%":[167],"coverage,":[169],"85%":[170],"code":[171],"91%":[174],"coverage.":[176],"indigenously":[178],"developed":[179],"C/UVM":[181,226],"suites":[183],"UART,":[185],"SPI":[186],"are":[189],"easily":[190],"configurable":[191],"reusable.":[193],"In":[194],"general,":[195],"provides":[199],"an":[200],"automated,":[201],"extensible":[204],"solution":[205],"verify":[207],"SoCs":[210],"reduced":[212],"engineering":[213],"effort":[214],"faster":[216],"closure.":[218],"work":[220],"emphasizes":[221],"practical":[222],"integration":[223],"testing":[227],"across":[228],"peripherals":[232],"comparative":[236],"evaluation":[237],"existing":[239],"platforms":[240],"highlight":[242],"portability":[243],"reuse.":[245]},"counts_by_year":[],"updated_date":"2026-08-12T21:12:35.861297","created_date":"2026-02-12T00:00:00"}