{"id":"https://openalex.org/W3007651336","doi":"https://doi.org/10.1109/asianhost47458.2019.9006699","title":"RERTL: Finite State Transducer Logic Recovery at Register Transfer Level","display_name":"RERTL: Finite State Transducer Logic Recovery at Register Transfer Level","publication_year":2019,"publication_date":"2019-12-01","ids":{"openalex":"https://openalex.org/W3007651336","doi":"https://doi.org/10.1109/asianhost47458.2019.9006699","mag":"3007651336"},"language":"en","primary_location":{"id":"doi:10.1109/asianhost47458.2019.9006699","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asianhost47458.2019.9006699","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 Asian Hardware Oriented Security and Trust Symposium (AsianHOST)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020450364","display_name":"Jason Portillo","orcid":null},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jason Portillo","raw_affiliation_strings":["Computer Science department, University of Central Florida"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science department, University of Central Florida","institution_ids":["https://openalex.org/I106165777"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020816244","display_name":"Travis Meade","orcid":"https://orcid.org/0009-0000-1001-4789"},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Travis Meade","raw_affiliation_strings":["Computer Science department, University of Central Florida"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science department, University of Central Florida","institution_ids":["https://openalex.org/I106165777"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077088665","display_name":"John Hacker","orcid":null},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"John Hacker","raw_affiliation_strings":["Computer Science department, University of Central Florida"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science department, University of Central Florida","institution_ids":["https://openalex.org/I106165777"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100768909","display_name":"Shaojie Zhang","orcid":"https://orcid.org/0000-0002-4051-5549"},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shaojie Zhang","raw_affiliation_strings":["Computer Science department, University of Central Florida"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science department, University of Central Florida","institution_ids":["https://openalex.org/I106165777"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017464942","display_name":"Yier Jin","orcid":"https://orcid.org/0000-0002-8791-0597"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yier Jin","raw_affiliation_strings":["Electrical and Computer Engineering department, University of Florida"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering department, University of Florida","institution_ids":["https://openalex.org/I33213144"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.18265073,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"2019","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.8995164632797241},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.765783429145813},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.764851450920105},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5233066082000732},{"id":"https://openalex.org/keywords/suite","display_name":"Suite","score":0.4313390254974365},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4257315993309021},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.42455899715423584},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.38661712408065796},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3703090250492096},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3510092496871948},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34686940908432007},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3347744345664978},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2850152254104614},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.19202923774719238}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.8995164632797241},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.765783429145813},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.764851450920105},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5233066082000732},{"id":"https://openalex.org/C79581498","wikidata":"https://www.wikidata.org/wiki/Q1367530","display_name":"Suite","level":2,"score":0.4313390254974365},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4257315993309021},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.42455899715423584},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.38661712408065796},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3703090250492096},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3510092496871948},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34686940908432007},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3347744345664978},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2850152254104614},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.19202923774719238},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/asianhost47458.2019.9006699","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asianhost47458.2019.9006699","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 Asian Hardware Oriented Security and Trust Symposium (AsianHOST)","raw_type":"proceedings-article"},{"id":"mag:3043311498","is_oa":false,"landing_page_url":"https://jglobal.jst.go.jp/en/detail?JGLOBAL_ID=202002233862595589","pdf_url":null,"source":{"id":"https://openalex.org/S4306512817","display_name":"IEEE Conference Proceedings","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":"IEEE Conference Proceedings","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1564179502","https://openalex.org/W2011712479","https://openalex.org/W2018722509","https://openalex.org/W2026182761","https://openalex.org/W2029979276","https://openalex.org/W2111379929","https://openalex.org/W2124618076","https://openalex.org/W2126693329","https://openalex.org/W2150928734","https://openalex.org/W2152406824","https://openalex.org/W2293426816","https://openalex.org/W2547468435","https://openalex.org/W2606854262","https://openalex.org/W2750884072","https://openalex.org/W2772780992","https://openalex.org/W2782017703","https://openalex.org/W2896572950","https://openalex.org/W2908649730","https://openalex.org/W3102863525","https://openalex.org/W4230279121","https://openalex.org/W4234154886","https://openalex.org/W6678797189","https://openalex.org/W6682184091","https://openalex.org/W6743544841"],"related_works":["https://openalex.org/W2498204369","https://openalex.org/W2543290882","https://openalex.org/W1964556228","https://openalex.org/W2000778050","https://openalex.org/W3143952996","https://openalex.org/W2030628830","https://openalex.org/W2895905110","https://openalex.org/W4241206086","https://openalex.org/W2157874690","https://openalex.org/W2081132365"],"abstract_inverted_index":{"Increasingly":[0],"complex":[1],"Intellectual":[2],"Property":[3],"(IP)":[4],"design,":[5],"coupled":[6],"with":[7,182,187],"shorter":[8],"Time-To-Market":[9],"(TTM),":[10],"breeds":[11],"flaws":[12,94],"at":[13,26,199],"various":[14,200],"levels":[15],"of":[16,29,41,52,76,83,90,149,155,169,196],"the":[17,42,50,70,81,88,143,147,153,161],"Integrated":[18],"Circuit":[19],"(IC)":[20],"production.":[21],"With":[22],"access":[23],"to":[24,127],"IPs":[25,58,64],"all":[27,195],"stages":[28],"production,":[30],"design":[31,145,163],"defects":[32],"can":[33],"easily":[34],"be":[35],"found":[36],"and":[37,80,122,137,185],"corrected,":[38],"i.e.,":[39],"knowledge":[40],"Register":[43],"Transfer":[44],"Level":[45],"(RTL)":[46],"code":[47,79],"allows":[48],"for":[49],"option":[51],"easy":[53],"defect":[54,71],"detection.":[55],"However,":[56],"third-party":[57],"are":[59,140],"typically":[60],"delivered":[61],"as":[62],"hard":[63],"or":[65],"gate-level":[66,150],"netlists,":[67],"which":[68],"complicates":[69],"detection":[72],"process.":[73],"The":[74,190],"inaccessibility":[75],"source":[77],"RTL":[78,84,107],"lack":[82],"recovery":[85,108,154],"tools":[86],"make":[87],"task":[89],"finding":[91],"high-level":[92],"security":[93],"in":[95,101,129,146],"logic":[96,179],"intractable.":[97],"Upon":[98],"this":[99,102],"request,":[100],"paper,":[103],"we":[104],"present":[105],"an":[106],"tool":[109],"suite":[110],"named":[111],"RERTL":[112,158,176],"that":[113,194],"leverages":[114],"advanced":[115],"graph":[116],"algorithms":[117],"including":[118],"Lengauer-Tarjan's":[119],"dominator":[120],"tree":[121,125],"Euler":[123],"tour":[124],"technique":[126],"assist":[128],"netlist":[130,170],"analysis.":[131],"Supported":[132],"by":[133],"RERTL,":[134],"logical":[135],"states":[136],"their":[138],"interactions":[139],"recovered":[141],"from":[142],"initial":[144],"format":[148],"netlists.":[151],"After":[152],"state":[156],"interaction,":[157],"further":[159],"converts":[160],"full":[162],"into":[164],"human-readable":[165],"RTL.":[166],"A":[167],"series":[168],"case":[171],"studies":[172],"were":[173,202],"examined":[174],"using":[175],"covering":[177],"benign":[178],"structures,":[180],"designs":[181,186,198],"accidental":[183],"defects,":[184],"deliberate":[188],"backdoors.":[189],"experimental":[191],"results":[192],"show":[193],"our":[197],"complexities":[201],"recoverable":[203],"within":[204],"seconds.":[205]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}