{"id":"https://openalex.org/W2889517658","doi":"https://doi.org/10.1109/asap.2018.8445106","title":"A Scalable FPGA Design for Cloud N-Body Simulation","display_name":"A Scalable FPGA Design for Cloud N-Body Simulation","publication_year":2018,"publication_date":"2018-07-01","ids":{"openalex":"https://openalex.org/W2889517658","doi":"https://doi.org/10.1109/asap.2018.8445106","mag":"2889517658"},"language":"en","primary_location":{"id":"doi:10.1109/asap.2018.8445106","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2018.8445106","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 29th International Conference on Application-specific Systems, Architectures and Processors (ASAP)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083420180","display_name":"Emanuele Del Sozzo","orcid":"https://orcid.org/0000-0003-3101-8118"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Emanuele Del Sozzo","raw_affiliation_strings":["Italy Dipartimento di Elettronica, Politecnico di Milano"],"affiliations":[{"raw_affiliation_string":"Italy Dipartimento di Elettronica, Politecnico di Milano","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008834768","display_name":"Marco Rabozzi","orcid":null},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Marco Rabozzi","raw_affiliation_strings":["Italy Dipartimento di Elettronica, Politecnico di Milano"],"affiliations":[{"raw_affiliation_string":"Italy Dipartimento di Elettronica, Politecnico di Milano","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109198457","display_name":"Lorenzo Di Tucci","orcid":null},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Lorenzo Di Tucci","raw_affiliation_strings":["Italy Dipartimento di Elettronica, Politecnico di Milano"],"affiliations":[{"raw_affiliation_string":"Italy Dipartimento di Elettronica, Politecnico di Milano","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014181688","display_name":"Donatella Sciuto","orcid":"https://orcid.org/0000-0001-9030-6940"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Donatella Sciuto","raw_affiliation_strings":["Italy Dipartimento di Elettronica, Politecnico di Milano"],"affiliations":[{"raw_affiliation_string":"Italy Dipartimento di Elettronica, Politecnico di Milano","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010543929","display_name":"Marco D. Santambrogio","orcid":"https://orcid.org/0000-0002-9883-9693"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Marco D. Santambrogio","raw_affiliation_strings":["Italy Dipartimento di Elettronica, Politecnico di Milano"],"affiliations":[{"raw_affiliation_string":"Italy Dipartimento di Elettronica, Politecnico di Milano","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5083420180"],"corresponding_institution_ids":["https://openalex.org/I93860229"],"apc_list":null,"apc_paid":null,"fwci":2.0197,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.86580298,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13126","display_name":"Scientific Research and Discoveries","score":0.9904999732971191,"subfield":{"id":"https://openalex.org/subfields/3109","display_name":"Statistical and Nonlinear Physics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10739","display_name":"Electromagnetic Scattering and Analysis","score":0.9902999997138977,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7991814613342285},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.795741081237793},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7706226110458374},{"id":"https://openalex.org/keywords/cloud-computing","display_name":"Cloud computing","score":0.6254327297210693},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5006494522094727},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.49927353858947754},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.46607542037963867},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.43870440125465393},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43863606452941895},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4136520028114319},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3466968238353729},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13706108927726746}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7991814613342285},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.795741081237793},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7706226110458374},{"id":"https://openalex.org/C79974875","wikidata":"https://www.wikidata.org/wiki/Q483639","display_name":"Cloud computing","level":2,"score":0.6254327297210693},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5006494522094727},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.49927353858947754},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.46607542037963867},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.43870440125465393},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43863606452941895},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4136520028114319},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3466968238353729},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13706108927726746},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/asap.2018.8445106","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2018.8445106","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 29th International Conference on Application-specific Systems, Architectures and Processors (ASAP)","raw_type":"proceedings-article"},{"id":"pmh:oai:re.public.polimi.it:11311/1061049","is_oa":false,"landing_page_url":"http://hdl.handle.net/11311/1061049","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8299999833106995,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320332999","display_name":"Horizon 2020 Framework Programme","ror":"https://ror.org/00k4n6c32"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1490084374","https://openalex.org/W1644459459","https://openalex.org/W1966130600","https://openalex.org/W2006543911","https://openalex.org/W2006738855","https://openalex.org/W2041431621","https://openalex.org/W2068306188","https://openalex.org/W2083206954","https://openalex.org/W2129690141","https://openalex.org/W2132820941","https://openalex.org/W2415072428","https://openalex.org/W2515455845","https://openalex.org/W2728213123","https://openalex.org/W2769953206","https://openalex.org/W2779625069","https://openalex.org/W2796383425","https://openalex.org/W3099188819","https://openalex.org/W4232457341","https://openalex.org/W6667540604"],"related_works":["https://openalex.org/W2120447654","https://openalex.org/W2977179488","https://openalex.org/W2144453115","https://openalex.org/W2128223750","https://openalex.org/W4238532390","https://openalex.org/W2188872161","https://openalex.org/W1485756991","https://openalex.org/W2376218453","https://openalex.org/W2610007503","https://openalex.org/W2984236338"],"abstract_inverted_index":{"The":[0,25],"N-Body":[1,30,120],"simulation":[2,122],"process":[3],"describes":[4],"the":[5,32,96,101,119,149,157],"evolution":[6],"of":[7,10,13,48,92,103,138,151,156,164],"a":[8,56,70,74,108,142],"system":[9],"forces":[11],"composed":[12],"N":[14],"bodies,":[15],"which":[16],"may":[17],"represent":[18],"celestial":[19],"objects,":[20],"molecules,":[21],"and":[22,39,50,113],"so":[23],"on.":[24],"most":[26],"accurate":[27],"algorithm":[28],"for":[29,118],"simulation,":[31],"All-Pairs":[33,97,121],"method,":[34],"is":[35,127],"particularly":[36],"compute":[37],"intensive":[38],"software":[40],"implementations":[41,159],"on":[42,55,95,160],"CPUs":[43],"are":[44],"inefficient":[45],"in":[46,65,148,162],"terms":[47,163],"performance":[49,115,147,171],"power":[51,77,111,182],"consumption.":[52],"An":[53],"implementation":[54,126],"hardware":[57,116],"accelerator,":[58],"such":[59],"as":[60,168,170],"an":[61,135],"FPGA,":[62],"would":[63,81],"benefits":[64],"both":[66,165],"these":[67],"terms,":[68],"exploiting":[69],"parallel":[71],"execution":[72],"at":[73],"relative":[75],"low":[76],"profile.":[78],"Moreover,":[79],"it":[80],"also":[82],"benefit":[83],"faster":[84],"methods":[85],"with":[86,134],"lower":[87],"computational":[88],"complexity,":[89],"since":[90],"many":[91],"them":[93],"rely":[94],"approach":[98,144],"to":[99,129,132,141,179],"approximate":[100],"calculation":[102],"forces.":[104],"This":[105],"work":[106],"proposes":[107],"highly":[109],"scalable,":[110],"efficient":[112,183],"high":[114],"architecture":[117],"problem.":[123],"Our":[124],"final":[125],"able":[128],"scale":[130],"up":[131],"systems":[133],"arbitrary":[136],"number":[137],"bodies":[139],"thanks":[140],"tiling":[143],"that":[145],"allows":[146],"order":[150],"13,441":[152],"MPairs/s,":[153],"outperforming":[154],"state":[155],"art":[158],"FPGA":[161],"pure":[166],"performance,":[167],"well":[169],"per":[172],"watt":[173],"ratio.":[174],"Finally,":[175],"our":[176],"design":[177],"results":[178],"be":[180],"more":[181],"than":[184],"Grape-8":[185],"ASIC.":[186]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}