{"id":"https://openalex.org/W2557409653","doi":"https://doi.org/10.1109/asap.2016.7760808","title":"Oolong: A Baseband processor extension to the RISC-V ISA","display_name":"Oolong: A Baseband processor extension to the RISC-V ISA","publication_year":2016,"publication_date":"2016-07-01","ids":{"openalex":"https://openalex.org/W2557409653","doi":"https://doi.org/10.1109/asap.2016.7760808","mag":"2557409653"},"language":"en","primary_location":{"id":"doi:10.1109/asap.2016.7760808","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2016.7760808","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 27th International Conference on Application-specific Systems, Architectures and Processors (ASAP)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Cecil Accetti R. A. Melo","orcid":null},"institutions":[{"id":"https://openalex.org/I25112270","display_name":"Universidade Federal de Pernambuco","ror":"https://ror.org/047908t24","country_code":"BR","type":"education","lineage":["https://openalex.org/I25112270"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Cecil Accetti R. A. Melo","raw_affiliation_strings":["CIn - Informatics Center Federal University of Pernambuco - UFPE, Recife, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CIn - Informatics Center Federal University of Pernambuco - UFPE, Recife, Brazil","institution_ids":["https://openalex.org/I25112270"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059245199","display_name":"Edna Barros","orcid":"https://orcid.org/0000-0001-6479-3052"},"institutions":[{"id":"https://openalex.org/I25112270","display_name":"Universidade Federal de Pernambuco","ror":"https://ror.org/047908t24","country_code":"BR","type":"education","lineage":["https://openalex.org/I25112270"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Edna Barros","raw_affiliation_strings":["CIn - Informatics Center Federal University of Pernambuco - UFPE, Recife, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CIn - Informatics Center Federal University of Pernambuco - UFPE, Recife, Brazil","institution_ids":["https://openalex.org/I25112270"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I25112270"],"apc_list":null,"apc_paid":null,"fwci":0.6408,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.69582234,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"241","last_page":"242"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12042","display_name":"Satellite Communication Systems","score":0.9847999811172485,"subfield":{"id":"https://openalex.org/subfields/2202","display_name":"Aerospace Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.984499990940094,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7834075689315796},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.7771224975585938},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6497138738632202},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.6093198657035828},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5803529620170593},{"id":"https://openalex.org/keywords/baseband","display_name":"Baseband","score":0.5276229381561279},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5040997266769409},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.49178436398506165},{"id":"https://openalex.org/keywords/software-defined-radio","display_name":"Software-defined radio","score":0.45233890414237976},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4184882640838623},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.30458563566207886},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.19437739253044128},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.13907143473625183}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7834075689315796},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.7771224975585938},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6497138738632202},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.6093198657035828},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5803529620170593},{"id":"https://openalex.org/C65165936","wikidata":"https://www.wikidata.org/wiki/Q575784","display_name":"Baseband","level":3,"score":0.5276229381561279},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5040997266769409},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.49178436398506165},{"id":"https://openalex.org/C171115542","wikidata":"https://www.wikidata.org/wiki/Q1331892","display_name":"Software-defined radio","level":2,"score":0.45233890414237976},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4184882640838623},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.30458563566207886},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.19437739253044128},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.13907143473625183},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asap.2016.7760808","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2016.7760808","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 27th International Conference on Application-specific Systems, Architectures and Processors (ASAP)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2115553177","https://openalex.org/W2125614675"],"related_works":["https://openalex.org/W2527995281","https://openalex.org/W1608668850","https://openalex.org/W2248261699","https://openalex.org/W2219771698","https://openalex.org/W2152365482","https://openalex.org/W2538644970","https://openalex.org/W4376881175","https://openalex.org/W4310584696","https://openalex.org/W4385730960","https://openalex.org/W4237840813"],"abstract_inverted_index":{"RISC-V":[0,21],"is":[1],"an":[2,16,70],"open-source":[3],"instruction":[4],"set-architecture,":[5],"designed":[6],"to":[7,19,69],"support":[8],"customized":[9],"extensions":[10],"and":[11,40,43,64,66],"architectures.":[12],"This":[13],"paper":[14],"presents":[15],"instruction-set":[17],"extension":[18],"the":[20,56,79],"ISA,":[22],"idealized":[23],"for":[24,35],"software-defined":[25],"radio":[26],"applications.":[27],"The":[28,51],"custom":[29],"instructions":[30],"perform":[31,45],"complex-number":[32],"arithmetic,":[33],"tailored":[34],"complex":[36,47],"or":[37],"quadrature":[38],"modulation":[39],"baseband":[41],"processing,":[42],"can":[44],"one":[46],"multiply-accumulate":[48],"per":[49],"cycle.":[50],"proposed":[52],"system":[53],"architecture":[54],"includes":[55],"processor":[57],"core,":[58],"a":[59],"WISHBONE":[60],"bus":[61],"interconnection,":[62],"IO":[63],"peripherals,":[65],"was":[67],"targeted":[68],"Altera":[71],"Cyclone":[72],"III":[73],"FPGA,":[74],"achieving":[75],"0.9":[76],"DMIPS/MHz":[77],"without":[78],"use":[80],"of":[81],"any":[82],"compiler":[83],"optimizations.":[84]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}