{"id":"https://openalex.org/W1578462120","doi":"https://doi.org/10.1109/asap.2015.7245733","title":"Comparative analysis of OpenCL vs. HDL with image-processing kernels on Stratix-V FPGA","display_name":"Comparative analysis of OpenCL vs. HDL with image-processing kernels on Stratix-V FPGA","publication_year":2015,"publication_date":"2015-07-01","ids":{"openalex":"https://openalex.org/W1578462120","doi":"https://doi.org/10.1109/asap.2015.7245733","mag":"1578462120"},"language":"en","primary_location":{"id":"doi:10.1109/asap.2015.7245733","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2015.7245733","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 26th International Conference on Application-specific Systems, Architectures and Processors (ASAP)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://zenodo.org/record/1265026","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003808956","display_name":"Kenneth M. Hill","orcid":null},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Kenneth Hill","raw_affiliation_strings":["NSF Center for High-Performance Reconfigurable Computing ECE Dept, University of Florida, Gainesville, FL, USA","NSF Center for High-Performance Reconfigurable Computing, ECE Dept., University of Florida, Gainesville, USA"],"affiliations":[{"raw_affiliation_string":"NSF Center for High-Performance Reconfigurable Computing ECE Dept, University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]},{"raw_affiliation_string":"NSF Center for High-Performance Reconfigurable Computing, ECE Dept., University of Florida, Gainesville, USA","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001269507","display_name":"Stefan Craciun","orcid":null},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Stefan Craciun","raw_affiliation_strings":["NSF Center for High-Performance Reconfigurable Computing ECE Dept, University of Florida, Gainesville, FL, USA","NSF Center for High-Performance Reconfigurable Computing, ECE Dept., University of Florida, Gainesville, USA"],"affiliations":[{"raw_affiliation_string":"NSF Center for High-Performance Reconfigurable Computing ECE Dept, University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]},{"raw_affiliation_string":"NSF Center for High-Performance Reconfigurable Computing, ECE Dept., University of Florida, Gainesville, USA","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082898376","display_name":"Alan D. George","orcid":"https://orcid.org/0000-0001-9665-2879"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alan George","raw_affiliation_strings":["NSF Center for High-Performance Reconfigurable Computing ECE Dept, University of Florida, Gainesville, FL, USA","NSF Center for High-Performance Reconfigurable Computing, ECE Dept., University of Florida, Gainesville, USA"],"affiliations":[{"raw_affiliation_string":"NSF Center for High-Performance Reconfigurable Computing ECE Dept, University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]},{"raw_affiliation_string":"NSF Center for High-Performance Reconfigurable Computing, ECE Dept., University of Florida, Gainesville, USA","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020976710","display_name":"Herman Lam","orcid":"https://orcid.org/0000-0002-2388-0819"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Herman Lam","raw_affiliation_strings":["NSF Center for High-Performance Reconfigurable Computing ECE Dept, University of Florida, Gainesville, FL, USA","NSF Center for High-Performance Reconfigurable Computing, ECE Dept., University of Florida, Gainesville, USA"],"affiliations":[{"raw_affiliation_string":"NSF Center for High-Performance Reconfigurable Computing ECE Dept, University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]},{"raw_affiliation_string":"NSF Center for High-Performance Reconfigurable Computing, ECE Dept., University of Florida, Gainesville, USA","institution_ids":["https://openalex.org/I33213144"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5003808956"],"corresponding_institution_ids":["https://openalex.org/I33213144"],"apc_list":null,"apc_paid":null,"fwci":5.0174,"has_fulltext":false,"cited_by_count":58,"citation_normalized_percentile":{"value":0.95507734,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13114","display_name":"Image Processing Techniques and Applications","score":0.9912999868392944,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8551931381225586},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.7771776914596558},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7398512363433838},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6386328339576721},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.5746980309486389},{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.5448704361915588},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4064744710922241},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.36417141556739807},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36132383346557617},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34028905630111694},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.33965373039245605}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8551931381225586},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7771776914596558},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7398512363433838},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6386328339576721},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.5746980309486389},{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.5448704361915588},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4064744710922241},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.36417141556739807},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36132383346557617},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34028905630111694},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.33965373039245605}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/asap.2015.7245733","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2015.7245733","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 26th International Conference on Application-specific Systems, Architectures and Processors (ASAP)","raw_type":"proceedings-article"},{"id":"pmh:oai:zenodo.org:1265026","is_oa":true,"landing_page_url":"https://zenodo.org/record/1265026","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"public-domain","license_id":"https://openalex.org/licenses/public-domain","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferencePaper"}],"best_oa_location":{"id":"pmh:oai:zenodo.org:1265026","is_oa":true,"landing_page_url":"https://zenodo.org/record/1265026","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"public-domain","license_id":"https://openalex.org/licenses/public-domain","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferencePaper"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","display_name":"Decent work and economic growth","score":0.550000011920929}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1518326262","https://openalex.org/W2000921084","https://openalex.org/W2004950514","https://openalex.org/W2124386111","https://openalex.org/W2160291305","https://openalex.org/W2168404818"],"related_works":["https://openalex.org/W2110818533","https://openalex.org/W1917852300","https://openalex.org/W2384838054","https://openalex.org/W2139058049","https://openalex.org/W2548456620","https://openalex.org/W2075214143","https://openalex.org/W2376018793","https://openalex.org/W2911649771","https://openalex.org/W2169179842","https://openalex.org/W2111408175"],"abstract_inverted_index":{"Application":[0],"development":[1,48,151],"with":[2,24,31,172],"hardware":[3],"description":[4],"languages":[5],"(HDLs)":[6],"such":[7],"as":[8,153,155],"VHDL":[9,107,125],"or":[10],"Verilog":[11],"involves":[12],"numerous":[13],"productivity":[14,63,80,147],"challenges,":[15],"limiting":[16],"the":[17,57,156,161],"potential":[18],"impact":[19],"of":[20,47,114,177],"reconfigurable":[21],"computing":[22],"(RC)":[23],"FPGAs":[25],"in":[26,128,146,175],"high-performance":[27],"computing.":[28],"Major":[29],"challenges":[30],"HDL":[32],"design":[33],"include":[34],"steep":[35],"learning":[36],"curves,":[37],"large":[38],"and":[39,45,79,91,100,124,179],"complex":[40],"codes,":[41],"long":[42],"compilation":[43],"times,":[44],"lack":[46],"standards":[49],"across":[50],"platforms.":[51],"A":[52],"relative":[53],"newcomer":[54],"to":[55,117,158,167],"RC,":[56],"Open":[58],"Computing":[59],"Language":[60],"(OpenCL)":[61],"reduces":[62],"hurdles":[64],"by":[65],"providing":[66],"a":[67,77,110,143],"platform-independent,":[68],"C-based":[69],"programming":[70],"language.":[71],"In":[72],"this":[73],"study,":[74],"we":[75,141],"conduct":[76],"performance":[78,174],"comparison":[81],"between":[82],"three":[83,168],"image-processing":[84],"kernels":[85],"(Canny":[86],"edge":[87],"detector,":[88],"Sobel":[89],"filter,":[90],"SURF":[92],"feature-extractor)":[93],"developed":[94],"using":[95,149],"Altera's":[96],"SDK":[97],"for":[98],"OpenCL":[99,123,150,163],"traditional":[101],"VHDL.":[102],"Our":[103],"results":[104],"show":[105],"that":[106],"designs":[108,126,164],"achieved":[109],"more":[111],"efficient":[112],"use":[113],"resources":[115],"(59%":[116],"70%":[118],"less":[119],"logic),":[120],"however,":[121],"both":[122],"resulted":[127],"similar":[129,173],"timing":[130],"constraints":[131],"(255MHz":[132],"<;":[133,138],"f":[134],"<sub":[135],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[136],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">max</sub>":[137],"325MHz).":[139],"Furthermore,":[140],"observed":[142],"6\u00d7":[144],"increase":[145],"when":[148],"tools,":[152],"well":[154],"ability":[157],"efficiently":[159],"port":[160],"same":[162],"without":[165],"change":[166],"different":[169],"RC":[170],"platforms,":[171],"terms":[176],"frequency":[178],"resource":[180],"utilization.":[181]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":14},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":7},{"year":2017,"cited_by_count":9},{"year":2016,"cited_by_count":8},{"year":2015,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}