{"id":"https://openalex.org/W1558703166","doi":"https://doi.org/10.1109/asap.2015.7245730","title":"Loop coarsening in C-based High-Level Synthesis","display_name":"Loop coarsening in C-based High-Level Synthesis","publication_year":2015,"publication_date":"2015-07-01","ids":{"openalex":"https://openalex.org/W1558703166","doi":"https://doi.org/10.1109/asap.2015.7245730","mag":"1558703166"},"language":"en","primary_location":{"id":"doi:10.1109/asap.2015.7245730","is_oa":true,"landing_page_url":"https://doi.org/10.1109/asap.2015.7245730","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 26th International Conference on Application-specific Systems, Architectures and Processors (ASAP)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1109/asap.2015.7245730","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111887854","display_name":"Moritz Schmid","orcid":null},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Moritz Schmid","raw_affiliation_strings":["Hardware/Software Co-Design, Friedrich-Alexander University Erlangen-N\u00fcrnberg (FAU), Germany","Hardware/Software Co-Design, Department of Computer Science, Friedrich-Alexander University Erlangen-NUrnberg (FAU), Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hardware/Software Co-Design, Friedrich-Alexander University Erlangen-N\u00fcrnberg (FAU), Germany","institution_ids":["https://openalex.org/I181369854"]},{"raw_affiliation_string":"Hardware/Software Co-Design, Department of Computer Science, Friedrich-Alexander University Erlangen-NUrnberg (FAU), Germany","institution_ids":["https://openalex.org/I181369854"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051274212","display_name":"Oliver Reiche","orcid":"https://orcid.org/0000-0002-5125-4508"},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Oliver Reiche","raw_affiliation_strings":["Hardware/Software Co-Design, Friedrich-Alexander University Erlangen-N\u00fcrnberg (FAU), Germany","Hardware/Software Co-Design, Department of Computer Science, Friedrich-Alexander University Erlangen-NUrnberg (FAU), Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hardware/Software Co-Design, Friedrich-Alexander University Erlangen-N\u00fcrnberg (FAU), Germany","institution_ids":["https://openalex.org/I181369854"]},{"raw_affiliation_string":"Hardware/Software Co-Design, Department of Computer Science, Friedrich-Alexander University Erlangen-NUrnberg (FAU), Germany","institution_ids":["https://openalex.org/I181369854"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072039340","display_name":"Frank Hannig","orcid":"https://orcid.org/0000-0003-3663-6484"},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Frank Hannig","raw_affiliation_strings":["Hardware/Software Co-Design, Friedrich-Alexander University Erlangen-N\u00fcrnberg (FAU), Germany","Hardware/Software Co-Design, Department of Computer Science, Friedrich-Alexander University Erlangen-NUrnberg (FAU), Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hardware/Software Co-Design, Friedrich-Alexander University Erlangen-N\u00fcrnberg (FAU), Germany","institution_ids":["https://openalex.org/I181369854"]},{"raw_affiliation_string":"Hardware/Software Co-Design, Department of Computer Science, Friedrich-Alexander University Erlangen-NUrnberg (FAU), Germany","institution_ids":["https://openalex.org/I181369854"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076672029","display_name":"J\u00fcrgen Teich","orcid":"https://orcid.org/0000-0001-6285-5862"},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jurgen Teich","raw_affiliation_strings":["Hardware/Software Co-Design, Friedrich-Alexander University Erlangen-N\u00fcrnberg (FAU), Germany","Hardware/Software Co-Design, Department of Computer Science, Friedrich-Alexander University Erlangen-NUrnberg (FAU), Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hardware/Software Co-Design, Friedrich-Alexander University Erlangen-N\u00fcrnberg (FAU), Germany","institution_ids":["https://openalex.org/I181369854"]},{"raw_affiliation_string":"Hardware/Software Co-Design, Department of Computer Science, Friedrich-Alexander University Erlangen-NUrnberg (FAU), Germany","institution_ids":["https://openalex.org/I181369854"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I181369854"],"apc_list":null,"apc_paid":null,"fwci":1.6328,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.82551778,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"166","last_page":"173"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7942830920219421},{"id":"https://openalex.org/keywords/loop-tiling","display_name":"Loop tiling","score":0.5772494077682495},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5662921071052551},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5271565318107605},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.5043712854385376},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.46000128984451294},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.4424169957637787},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.33738410472869873},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.325333833694458},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2904212474822998},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.26582443714141846},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.1773250699043274},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1555856168270111},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09935569763183594}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7942830920219421},{"id":"https://openalex.org/C11799548","wikidata":"https://www.wikidata.org/wiki/Q6675847","display_name":"Loop tiling","level":3,"score":0.5772494077682495},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5662921071052551},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5271565318107605},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.5043712854385376},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.46000128984451294},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.4424169957637787},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.33738410472869873},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.325333833694458},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2904212474822998},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.26582443714141846},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.1773250699043274},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1555856168270111},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09935569763183594},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/asap.2015.7245730","is_oa":true,"landing_page_url":"https://doi.org/10.1109/asap.2015.7245730","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 26th International Conference on Application-specific Systems, Architectures and Processors (ASAP)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.702.9218","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.702.9218","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"https://www12.cs.fau.de/publications/schmid/SRHT15.pdf","raw_type":"text"}],"best_oa_location":{"id":"doi:10.1109/asap.2015.7245730","is_oa":true,"landing_page_url":"https://doi.org/10.1109/asap.2015.7245730","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 26th International Conference on Application-specific Systems, Architectures and Processors (ASAP)","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320309480","display_name":"Nvidia","ror":"https://ror.org/03jdj4y14"},{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W288065879","https://openalex.org/W615149457","https://openalex.org/W1530279678","https://openalex.org/W1820963749","https://openalex.org/W1967524458","https://openalex.org/W1980208272","https://openalex.org/W1999819296","https://openalex.org/W2018055497","https://openalex.org/W2063249715","https://openalex.org/W2067618990","https://openalex.org/W2075160498","https://openalex.org/W2103431534","https://openalex.org/W2127699991","https://openalex.org/W2128497335","https://openalex.org/W2129994452","https://openalex.org/W2141710608","https://openalex.org/W2150871235","https://openalex.org/W2157758640","https://openalex.org/W2171429297","https://openalex.org/W2479163984","https://openalex.org/W4232919122","https://openalex.org/W4233309187","https://openalex.org/W6638399564","https://openalex.org/W6675555031"],"related_works":["https://openalex.org/W3004362061","https://openalex.org/W2364622490","https://openalex.org/W2042515040","https://openalex.org/W2383986884","https://openalex.org/W2356141508","https://openalex.org/W4297665406","https://openalex.org/W2749962643","https://openalex.org/W2390807153","https://openalex.org/W2537479781","https://openalex.org/W1836544786"],"abstract_inverted_index":{"Current":[0],"tools":[1],"for":[2,14,46,109,164,185],"High-Level":[3],"Synthesis":[4],"(HLS)":[5],"excel":[6],"at":[7],"exploiting":[8],"Instruction-Level":[9],"Parallelism":[10,16],"(ILP),":[11],"the":[12,20,37,104,110,127,138,143,155,172,180],"support":[13],"Data-Level":[15],"(DLP),":[17],"one":[18],"of":[19,23,39,49,56,106,112,142,182],"key":[21],"advantages":[22,181],"Field":[24],"Programmable":[25],"Gate":[26],"Arrays":[27],"(FPGAs),":[28],"is":[29,130],"in":[30,93,123],"contrast":[31],"very":[32],"limited.":[33],"This":[34],"work":[35],"examines":[36],"exploitation":[38],"DLP":[40],"on":[41],"FPGAs":[42],"using":[43],"code":[44,175,183],"generation":[45,105,184],"C-based":[47],"HLS":[48],"image":[50,85,113],"filters":[51],"and":[52,58,77,153],"streaming":[53],"pipelines,":[54],"consisting":[55],"point":[57],"local":[59],"operators.":[60],"In":[61],"addition":[62],"to":[63,82,119,159],"well":[64],"known":[65],"loop":[66,71,116,151],"tiling":[67,80],"techniques,":[68],"we":[69,178],"propose":[70],"coarsening,":[72],"which":[73,89],"delivers":[74],"superior":[75],"performance":[76],"scalability.":[78],"Loop":[79],"corresponds":[81],"splitting":[83],"an":[84],"into":[86],"separate":[87],"regions,":[88],"are":[90],"then":[91],"processed":[92],"parallel":[94],"by":[95,150,188,195],"replicated":[96,131],"accelerators.":[97],"For":[98],"data":[99],"streaming,":[100],"this":[101],"also":[102],"requires":[103],"glue":[107],"logic":[108],"distribution":[111],"data.":[114],"Conversely,":[115],"coarsening":[117,152],"allows":[118],"process":[120],"multiple":[121],"pixels":[122],"parallel,":[124],"whereby":[125],"only":[126],"kernel":[128],"operator":[129],"within":[132],"a":[133,198],"single":[134],"accelerator.":[135],"We":[136],"augment":[137],"FPGA":[139,157],"back":[140],"end":[141],"heterogeneous":[144],"Domain-Specific":[145],"Language":[146],"(DSL)":[147],"framework":[148],"HIPAcc":[149],"compare":[154],"resulting":[156],"accelerators":[158],"highly":[160],"optimized":[161],"software":[162],"implementations":[163],"Graphics":[165],"Processing":[166],"Units":[167],"(GPUs),":[168],"all":[169],"generated":[170],"from":[171],"exact":[173],"same":[174],"base.":[176],"Moreover,":[177],"demonstrate":[179],"algorithm":[186],"development":[187],"outlining":[189],"how":[190],"design":[191],"space":[192],"exploration":[193],"enabled":[194],"HIPAcccan":[196],"yield":[197],"more":[199],"efficient":[200],"implementation":[201],"than":[202],"hand-coded":[203],"VHDL.":[204]},"counts_by_year":[{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}