{"id":"https://openalex.org/W1508156141","doi":"https://doi.org/10.1109/asap.2015.7245727","title":"MultiExplorer: A tool set for multicore system-on-chip design exploration","display_name":"MultiExplorer: A tool set for multicore system-on-chip design exploration","publication_year":2015,"publication_date":"2015-07-01","ids":{"openalex":"https://openalex.org/W1508156141","doi":"https://doi.org/10.1109/asap.2015.7245727","mag":"1508156141"},"language":"en","primary_location":{"id":"doi:10.1109/asap.2015.7245727","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2015.7245727","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 26th International Conference on Application-specific Systems, Architectures and Processors (ASAP)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002630859","display_name":"Rodrigo Devigo","orcid":null},"institutions":[{"id":"https://openalex.org/I122558511","display_name":"Universidade Federal de Mato Grosso do Sul","ror":"https://ror.org/0366d2847","country_code":"BR","type":"education","lineage":["https://openalex.org/I122558511"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Rodrigo Devigo","raw_affiliation_strings":["College of Computing\u2013Federal University of Mato Grosso do Sul, Brazil"],"affiliations":[{"raw_affiliation_string":"College of Computing\u2013Federal University of Mato Grosso do Sul, Brazil","institution_ids":["https://openalex.org/I122558511"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074834419","display_name":"Liana Duenha","orcid":"https://orcid.org/0000-0003-2034-9472"},"institutions":[{"id":"https://openalex.org/I122558511","display_name":"Universidade Federal de Mato Grosso do Sul","ror":"https://ror.org/0366d2847","country_code":"BR","type":"education","lineage":["https://openalex.org/I122558511"]},{"id":"https://openalex.org/I181391015","display_name":"Universidade Estadual de Campinas (UNICAMP)","ror":"https://ror.org/04wffgt70","country_code":"BR","type":"education","lineage":["https://openalex.org/I181391015"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Liana Duenha","raw_affiliation_strings":["College of Computing\u2013Federal University of Mato Grosso do Sul, Brazil","Institute of Computing\u2013State University of Campinas, Brazil"],"affiliations":[{"raw_affiliation_string":"College of Computing\u2013Federal University of Mato Grosso do Sul, Brazil","institution_ids":["https://openalex.org/I122558511"]},{"raw_affiliation_string":"Institute of Computing\u2013State University of Campinas, Brazil","institution_ids":["https://openalex.org/I181391015"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005402339","display_name":"Rodolfo Azevedo","orcid":"https://orcid.org/0000-0002-8803-0401"},"institutions":[{"id":"https://openalex.org/I181391015","display_name":"Universidade Estadual de Campinas (UNICAMP)","ror":"https://ror.org/04wffgt70","country_code":"BR","type":"education","lineage":["https://openalex.org/I181391015"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Rodolfo Azevedo","raw_affiliation_strings":["Institute of Computing\u2013State University of Campinas, Brazil"],"affiliations":[{"raw_affiliation_string":"Institute of Computing\u2013State University of Campinas, Brazil","institution_ids":["https://openalex.org/I181391015"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5034422755","display_name":"Ricardo Santos","orcid":"https://orcid.org/0000-0002-2955-8011"},"institutions":[{"id":"https://openalex.org/I122558511","display_name":"Universidade Federal de Mato Grosso do Sul","ror":"https://ror.org/0366d2847","country_code":"BR","type":"education","lineage":["https://openalex.org/I122558511"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Ricardo Santos","raw_affiliation_strings":["College of Computing\u2013Federal University of Mato Grosso do Sul, Brazil"],"affiliations":[{"raw_affiliation_string":"College of Computing\u2013Federal University of Mato Grosso do Sul, Brazil","institution_ids":["https://openalex.org/I122558511"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5002630859"],"corresponding_institution_ids":["https://openalex.org/I122558511"],"apc_list":null,"apc_paid":null,"fwci":1.6149,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.82391637,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"160","last_page":"161"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.8419849276542664},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.8345702886581421},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.8135511875152588},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7912805080413818},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.6884426474571228},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.6590291261672974},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.6410612463951111},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6207738518714905},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5994603633880615},{"id":"https://openalex.org/keywords/range","display_name":"Range (aeronautics)","score":0.5021312236785889},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.49478501081466675},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.479827880859375},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4656342566013336},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3190760016441345},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15110033750534058},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09236663579940796},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.07846227288246155}],"concepts":[{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.8419849276542664},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.8345702886581421},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.8135511875152588},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7912805080413818},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.6884426474571228},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.6590291261672974},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.6410612463951111},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6207738518714905},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5994603633880615},{"id":"https://openalex.org/C204323151","wikidata":"https://www.wikidata.org/wiki/Q905424","display_name":"Range (aeronautics)","level":2,"score":0.5021312236785889},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.49478501081466675},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.479827880859375},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4656342566013336},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3190760016441345},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15110033750534058},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09236663579940796},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.07846227288246155},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asap.2015.7245727","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2015.7245727","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 26th International Conference on Application-specific Systems, Architectures and Processors (ASAP)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6499999761581421,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321091","display_name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","ror":"https://ror.org/00x0ma614"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2034062945","https://openalex.org/W2092813650","https://openalex.org/W2096642134","https://openalex.org/W2129023555","https://openalex.org/W2170382128","https://openalex.org/W6673741651"],"related_works":["https://openalex.org/W2326041751","https://openalex.org/W2145092870","https://openalex.org/W2059569687","https://openalex.org/W2126751824","https://openalex.org/W3151908233","https://openalex.org/W2146527276","https://openalex.org/W2171872191","https://openalex.org/W1508156141","https://openalex.org/W2549977580","https://openalex.org/W2533063779"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"MultiExplorer,":[3],"a":[4,32,46,50,56],"new":[5],"toolset":[6,53],"for":[7],"MPSoCs":[8],"modelling,":[9],"experimentation,":[10],"and":[11,20,26,36],"design":[12,44],"space":[13],"exploration,":[14],"by":[15],"combining":[16],"fast":[17],"high-abstraction":[18],"simulation":[19,67],"low-level":[21,37],"physical":[22],"estimates":[23],"(power,":[24],"area,":[25],"timing).":[27],"The":[28],"MultiExplorer":[29],"infrastructure":[30],"takes":[31],"range":[33],"of":[34,45],"high":[35],"parameters":[38],"to":[39,59],"improve":[40],"accuracy":[41],"in":[42],"the":[43],"multiprocessor":[47,61],"system":[48],"on":[49,65],"chip.":[51],"Our":[52],"results":[54],"show":[55],"viable":[57],"alternative":[58],"explore":[60],"scalability":[62],"(1-64":[63],"cores)":[64],"affordable":[66],"times.":[68]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}