{"id":"https://openalex.org/W2082365376","doi":"https://doi.org/10.1109/asap.2014.6868647","title":"Design of an accelerator-rich architecture by integrating multiple heterogeneous coarse grain reconfigurable arrays over a network-on-chip","display_name":"Design of an accelerator-rich architecture by integrating multiple heterogeneous coarse grain reconfigurable arrays over a network-on-chip","publication_year":2014,"publication_date":"2014-06-01","ids":{"openalex":"https://openalex.org/W2082365376","doi":"https://doi.org/10.1109/asap.2014.6868647","mag":"2082365376"},"language":"en","primary_location":{"id":"doi:10.1109/asap.2014.6868647","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2014.6868647","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 25th International Conference on Application-Specific Systems, Architectures and Processors","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006607850","display_name":"Waqar Hussain","orcid":"https://orcid.org/0000-0003-0295-9912"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":true,"raw_author_name":"Waqar Hussain","raw_affiliation_strings":["Department of Electronics and Communications Engineering, Tampere University of Technology, Tarnpere, Finland","Department of Electronics and Communications Engineering, Tampere University of Technology, FI-33101, Finland"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communications Engineering, Tampere University of Technology, Tarnpere, Finland","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Department of Electronics and Communications Engineering, Tampere University of Technology, FI-33101, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049758849","display_name":"Roberto Airoldi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Roberto Airoldi","raw_affiliation_strings":["Department of Electronics and Communications Engineering, Tampere University of Technology, Tarnpere, Finland","Department of Electronics and Communications Engineering, Tampere University of Technology, FI-33101, Finland"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communications Engineering, Tampere University of Technology, Tarnpere, Finland","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Department of Electronics and Communications Engineering, Tampere University of Technology, FI-33101, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080833704","display_name":"Henry Hoffmann","orcid":"https://orcid.org/0000-0003-0816-8150"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]},{"id":"https://openalex.org/I40347166","display_name":"University of Chicago","ror":"https://ror.org/024mw5h28","country_code":"US","type":"education","lineage":["https://openalex.org/I40347166"]}],"countries":["FI","US"],"is_corresponding":false,"raw_author_name":"Henry Hoffmann","raw_affiliation_strings":["Department of Electronics and Communications Engineering, Tampere University of Technology, Tarnpere, Finland","Department of Computer Science, University of Chicago, IL 60637, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communications Engineering, Tampere University of Technology, Tarnpere, Finland","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Department of Computer Science, University of Chicago, IL 60637, USA","institution_ids":["https://openalex.org/I40347166"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081481126","display_name":"Tapani Ahonen","orcid":"https://orcid.org/0000-0003-0304-8790"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Tapani Ahonen","raw_affiliation_strings":["Department of Electronics and Communications Engineering, Tampere University of Technology, Tarnpere, Finland","Department of Electronics and Communications Engineering, Tampere University of Technology, FI-33101, Finland"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communications Engineering, Tampere University of Technology, Tarnpere, Finland","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Department of Electronics and Communications Engineering, Tampere University of Technology, FI-33101, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035297149","display_name":"Jari Nurmi","orcid":"https://orcid.org/0000-0003-2169-4606"},"institutions":[{"id":"https://openalex.org/I40347166","display_name":"University of Chicago","ror":"https://ror.org/024mw5h28","country_code":"US","type":"education","lineage":["https://openalex.org/I40347166"]},{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI","US"],"is_corresponding":false,"raw_author_name":"Jari Nurmi","raw_affiliation_strings":["Department of Computer Science, University of Chicago, USA","Department of Electronics and Communications Engineering, Tampere University of Technology, FI-33101, Finland"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Chicago, USA","institution_ids":["https://openalex.org/I40347166"]},{"raw_affiliation_string":"Department of Electronics and Communications Engineering, Tampere University of Technology, FI-33101, Finland","institution_ids":["https://openalex.org/I4210133110"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5006607850"],"corresponding_institution_ids":["https://openalex.org/I4210133110"],"apc_list":null,"apc_paid":null,"fwci":2.4137,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.90241693,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"131","last_page":"138"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8182873725891113},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.6528686881065369},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5666619539260864},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5561502575874329},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5378763675689697},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.49802470207214355},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4841042757034302},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4834943115711212},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.44295060634613037},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4240735173225403},{"id":"https://openalex.org/keywords/massively-parallel","display_name":"Massively parallel","score":0.42009466886520386}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8182873725891113},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.6528686881065369},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5666619539260864},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5561502575874329},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5378763675689697},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.49802470207214355},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4841042757034302},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4834943115711212},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.44295060634613037},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4240735173225403},{"id":"https://openalex.org/C190475519","wikidata":"https://www.wikidata.org/wiki/Q544384","display_name":"Massively parallel","level":2,"score":0.42009466886520386},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asap.2014.6868647","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2014.6868647","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 25th International Conference on Application-Specific Systems, Architectures and Processors","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321108","display_name":"Academy of Finland","ror":"https://ror.org/05k73zm37"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W7324480","https://openalex.org/W105298322","https://openalex.org/W1967431833","https://openalex.org/W1974927420","https://openalex.org/W1998431259","https://openalex.org/W2019183874","https://openalex.org/W2025787141","https://openalex.org/W2083647638","https://openalex.org/W2095103068","https://openalex.org/W2112514880","https://openalex.org/W2114869128","https://openalex.org/W2116968677","https://openalex.org/W2117099910","https://openalex.org/W2122620713","https://openalex.org/W2135639276","https://openalex.org/W2153331583","https://openalex.org/W2163442090","https://openalex.org/W3144802551","https://openalex.org/W3145237092","https://openalex.org/W4236433846"],"related_works":["https://openalex.org/W2538644970","https://openalex.org/W4376881175","https://openalex.org/W4310584696","https://openalex.org/W4237840813","https://openalex.org/W2128502296","https://openalex.org/W4385730960","https://openalex.org/W2993622674","https://openalex.org/W1833044483","https://openalex.org/W4364295250","https://openalex.org/W4382053335"],"abstract_inverted_index":{"This":[0,106,148],"paper":[1],"presents":[2],"an":[3],"accelerator-rich":[4],"system-on-chip":[5],"(SoC)":[6],"architecture":[7,22,121],"integrating":[8],"many":[9,101],"heterogeneous":[10],"Coarse":[11],"Grain":[12],"Reconfigurable":[13],"Arrays":[14],"(CGRA)":[15],"connected":[16],"through":[17,103],"a":[18,45,76,80,87,97,137,141,171],"Network-on-Chip":[19],"(NoC).":[20],"The":[21,38,163],"is":[23,168],"designed":[24],"to":[25,100,180],"maximize":[26],"the":[27,32,42,61,64,104,119,131,186],"reconfigurable":[28,145],"processing":[29,146,161],"capacity":[30],"for":[31,109,130,157,170],"execution":[33,113],"of":[34,41,55,69,114,143,185,192],"massively":[35],"parallel":[36],"algorithms.":[37,162],"central":[39],"node":[40],"NoC":[43],"contains":[44],"Reduced":[46],"Instruction":[47],"Set":[48],"Computer":[49],"(RISC)":[50],"core":[51,82,99],"that":[52],"manages":[53],"distribution":[54],"computing":[56,116,166],"functions":[57],"and":[58,111,150,155,181],"data":[59],"within":[60],"SoC":[62],"while":[63],"other":[65],"nodes":[66],"contain":[67],"CGRAs":[68,102],"application-specific":[70],"sizes.":[71],"Prior":[72],"approaches":[73],"coupled":[74],"only":[75],"few":[77],"accelerators":[78],"with":[79,140],"RISC":[81,98],"using":[83],"special":[84],"instructions":[85],"and/or":[86],"direct":[88],"memory":[89],"access":[90],"device.":[91,176],"In":[92],"contrast,":[93],"our":[94],"design":[95,139],"couples":[96],"NoC.":[105],"approach":[107],"provides":[108],"independent":[110],"simultaneous":[112],"multiple":[115,193],"kernels.":[117,134],"Furthermore,":[118],"proposed":[120],"mitigates":[122],"power":[123],"dissipation":[124],"as":[125],"CGRA":[126],"sizes":[127],"are":[128,153],"tailored":[129],"individual":[132],"application":[133],"We":[135,177],"present":[136,178],"proof-of-concept":[138],"total":[142],"408":[144],"elements.":[147],"instance":[149],"its":[151],"sub-systems":[152],"customized":[154],"tested":[156],"different":[158],"computationally-intensive":[159],"signal":[160],"overall":[164],"single-chip":[165],"system":[167],"synthesized":[169],"Field":[172],"Programmable":[173],"Gate":[174],"Array":[175],"comparison":[179],"evaluation":[182],"against":[183],"some":[184],"existing":[187],"multicore":[188],"systems":[189],"in":[190],"terms":[191],"performance":[194],"metrics.":[195]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}