{"id":"https://openalex.org/W2019183874","doi":"https://doi.org/10.1109/asap.2013.6567599","title":"A Reconfigurable Application-specific Instruction-set Processor for Fast Fourier Transform processing","display_name":"A Reconfigurable Application-specific Instruction-set Processor for Fast Fourier Transform processing","publication_year":2013,"publication_date":"2013-06-01","ids":{"openalex":"https://openalex.org/W2019183874","doi":"https://doi.org/10.1109/asap.2013.6567599","mag":"2019183874"},"language":"en","primary_location":{"id":"doi:10.1109/asap.2013.6567599","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2013.6567599","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://zenodo.org/record/3429998","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006607850","display_name":"Waqar Hussain","orcid":"https://orcid.org/0000-0003-0295-9912"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]},{"id":"https://openalex.org/I166825849","display_name":"Tampere University","ror":"https://ror.org/033003e23","country_code":"FI","type":"education","lineage":["https://openalex.org/I166825849"]},{"id":"https://openalex.org/I150589677","display_name":"Tampere University of Applied Sciences","ror":"https://ror.org/00bwtjf83","country_code":"FI","type":"education","lineage":["https://openalex.org/I150589677"]}],"countries":["FI"],"is_corresponding":true,"raw_author_name":"Waqar Hussain","raw_affiliation_strings":["Department of Electronics and Communications Engineering, Tampere University of Technology, Tampere, Finland","Dept. of Electron. & Commun. Eng., Tampere Univ. of Technol., Tampere, Finland"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communications Engineering, Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I166825849","https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Dept. of Electron. & Commun. Eng., Tampere Univ. of Technol., Tampere, Finland","institution_ids":["https://openalex.org/I150589677"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100693591","display_name":"Xiaolin Chen","orcid":"https://orcid.org/0000-0003-4638-0603"},"institutions":[{"id":"https://openalex.org/I4210145899","display_name":"Westf\u00e4lische Hochschule","ror":"https://ror.org/04p7ekn23","country_code":"DE","type":"education","lineage":["https://openalex.org/I4210145899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Xiaolin Chen","raw_affiliation_strings":["Institute for Communication Technologies and Embedded Systems, Rheinisch-Westfaelische Technische Hochschule, Aachen, Germany","Inst. for Commun. Technol. & Embedded Syst., Rheinisch-Westfaelische Tech. Hochschule, Aachen, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Communication Technologies and Embedded Systems, Rheinisch-Westfaelische Technische Hochschule, Aachen, Germany","institution_ids":["https://openalex.org/I4210145899"]},{"raw_affiliation_string":"Inst. for Commun. Technol. & Embedded Syst., Rheinisch-Westfaelische Tech. Hochschule, Aachen, Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050903837","display_name":"Gerd Ascheid","orcid":"https://orcid.org/0000-0003-4068-3558"},"institutions":[{"id":"https://openalex.org/I4210145899","display_name":"Westf\u00e4lische Hochschule","ror":"https://ror.org/04p7ekn23","country_code":"DE","type":"education","lineage":["https://openalex.org/I4210145899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Gerd Ascheid","raw_affiliation_strings":["Institute for Communication Technologies and Embedded Systems, Rheinisch-Westfaelische Technische Hochschule, Aachen, Germany","Inst. for Commun. Technol. & Embedded Syst., Rheinisch-Westfaelische Tech. Hochschule, Aachen, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Communication Technologies and Embedded Systems, Rheinisch-Westfaelische Technische Hochschule, Aachen, Germany","institution_ids":["https://openalex.org/I4210145899"]},{"raw_affiliation_string":"Inst. for Commun. Technol. & Embedded Syst., Rheinisch-Westfaelische Tech. Hochschule, Aachen, Germany","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035297149","display_name":"Jari Nurmi","orcid":"https://orcid.org/0000-0003-2169-4606"},"institutions":[{"id":"https://openalex.org/I166825849","display_name":"Tampere University","ror":"https://ror.org/033003e23","country_code":"FI","type":"education","lineage":["https://openalex.org/I166825849"]},{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]},{"id":"https://openalex.org/I150589677","display_name":"Tampere University of Applied Sciences","ror":"https://ror.org/00bwtjf83","country_code":"FI","type":"education","lineage":["https://openalex.org/I150589677"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Jari Nurmi","raw_affiliation_strings":["Department of Electronics and Communications Engineering, Tampere University of Technology, Tampere, Finland","Dept. of Electron. & Commun. Eng., Tampere Univ. of Technol., Tampere, Finland"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communications Engineering, Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I166825849","https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Dept. of Electron. & Commun. Eng., Tampere Univ. of Technol., Tampere, Finland","institution_ids":["https://openalex.org/I150589677"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5006607850"],"corresponding_institution_ids":["https://openalex.org/I150589677","https://openalex.org/I166825849","https://openalex.org/I4210133110"],"apc_list":null,"apc_paid":null,"fwci":1.5761,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.83171145,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"2","issue":null,"first_page":"339","last_page":"345"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.9351719617843628},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.8251857757568359},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8024560809135437},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.722507119178772},{"id":"https://openalex.org/keywords/application-specific-instruction-set-processor","display_name":"Application-specific instruction-set processor","score":0.6918128132820129},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.6707910895347595},{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.518682599067688},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5051758885383606},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.48513469099998474},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.47943228483200073},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4286799430847168},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37054455280303955},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33899861574172974},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.22521603107452393}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.9351719617843628},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.8251857757568359},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8024560809135437},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.722507119178772},{"id":"https://openalex.org/C201736964","wikidata":"https://www.wikidata.org/wiki/Q621583","display_name":"Application-specific instruction-set processor","level":3,"score":0.6918128132820129},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.6707910895347595},{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.518682599067688},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5051758885383606},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.48513469099998474},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.47943228483200073},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4286799430847168},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37054455280303955},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33899861574172974},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.22521603107452393},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/asap.2013.6567599","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2013.6567599","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors","raw_type":"proceedings-article"},{"id":"pmh:oai:zenodo.org:3429998","is_oa":true,"landing_page_url":"https://zenodo.org/record/3429998","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferencePaper"}],"best_oa_location":{"id":"pmh:oai:zenodo.org:3429998","is_oa":true,"landing_page_url":"https://zenodo.org/record/3429998","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferencePaper"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W7324480","https://openalex.org/W105298322","https://openalex.org/W1033584034","https://openalex.org/W1967431833","https://openalex.org/W1980071468","https://openalex.org/W2001926684","https://openalex.org/W2025787141","https://openalex.org/W2055990972","https://openalex.org/W2089203444","https://openalex.org/W2102377732","https://openalex.org/W2110661067","https://openalex.org/W2111243257","https://openalex.org/W2112514880","https://openalex.org/W2116968677","https://openalex.org/W2117099910","https://openalex.org/W2154188277","https://openalex.org/W2160554404","https://openalex.org/W2162220252","https://openalex.org/W2163442090","https://openalex.org/W2170382888","https://openalex.org/W4233334247","https://openalex.org/W6642149827","https://openalex.org/W6676768522"],"related_works":["https://openalex.org/W2036206036","https://openalex.org/W4247613350","https://openalex.org/W2047885859","https://openalex.org/W4400188904","https://openalex.org/W2162921448","https://openalex.org/W2019183874","https://openalex.org/W2104586137","https://openalex.org/W4387540511","https://openalex.org/W4367172762","https://openalex.org/W182515070"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3,115],"have":[4,116],"presented":[5],"a":[6,39,49],"Reconfigurable":[7,42],"Application-specific":[8],"Instruction-set":[9],"Processor":[10],"(rASIP)":[11],"that":[12],"processes":[13],"mixed-radix(2,":[14],"4)":[15],"64":[16],"and":[17,91,106,113],"128-point":[18],"Fast":[19],"Fourier":[20],"Transform":[21],"(FFT)":[22],"algorithms":[23],"while":[24],"satisfying":[25],"the":[26,46,60,74,86,104,118],"partial":[27],"execution-time":[28],"requirements":[29],"of":[30,48,59,88,98,120],"IEEE-802.11n":[31],"standard.":[32],"The":[33,56,76,94],"rASIP":[34,77,99,122],"was":[35,63,100],"designed":[36],"by":[37,73],"integrating":[38],"template-based":[40],"Coarse-Grain":[41],"Array":[43],"(CGRA)":[44],"in":[45,123],"datapath":[47],"simple":[50],"Reduced":[51],"Instruction-Set":[52],"Computing":[53],"(RISC)":[54],"Processor.":[55],"instruction":[57],"set":[58],"RISC":[61],"processor":[62],"extended":[64],"to":[65,69,102],"add":[66],"special":[67],"instructions":[68],"enable":[70],"cycle-accurate":[71],"processing":[72],"CGRA.":[75],"is":[78],"synthesized":[79],"for":[80,85],"Field":[81],"Programmable":[82],"Gate":[83],"Arrays":[84],"measurement":[87],"resource":[89],"utilization":[90],"execution":[92],"time.":[93],"postfit":[95],"gate-level":[96],"netlist":[97],"simulated":[101],"estimate":[103],"power":[105],"energy":[107],"consumption.":[108],"Based":[109],"on":[110],"our":[111],"measurements":[112],"estimates,":[114],"studied":[117],"advantages":[119],"using":[121],"comparison":[124],"with":[125],"other":[126],"systems.":[127]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}