{"id":"https://openalex.org/W2055611966","doi":"https://doi.org/10.1109/asap.2013.6567594","title":"A low-power Content-Addressable Memory based on clustered-sparse networks","display_name":"A low-power Content-Addressable Memory based on clustered-sparse networks","publication_year":2013,"publication_date":"2013-06-01","ids":{"openalex":"https://openalex.org/W2055611966","doi":"https://doi.org/10.1109/asap.2013.6567594","mag":"2055611966"},"language":"en","primary_location":{"id":"doi:10.1109/asap.2013.6567594","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2013.6567594","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors","raw_type":"proceedings-article"},"type":"article","indexed_in":["arxiv","crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://arxiv.org/pdf/1302.4463","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Hooman Jarollahi","orcid":null},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Hooman Jarollahi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, McGill University, Montreal, QUE, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McGill University, Montreal, QUE, Canada","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Vincent Gripon","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148559","display_name":"\u00c9cole nationale sup\u00e9rieure de techniques avanc\u00e9es Bretagne","ror":"https://ror.org/059n54003","country_code":"FR","type":"education","lineage":["https://openalex.org/I201181511","https://openalex.org/I4210145102","https://openalex.org/I4210148559"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Vincent Gripon","raw_affiliation_strings":["Electronics Department, T\u00e9l\u00e9com Bretagne, Brest, France"],"affiliations":[{"raw_affiliation_string":"Electronics Department, T\u00e9l\u00e9com Bretagne, Brest, France","institution_ids":["https://openalex.org/I4210148559"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Naoya Onizawa","orcid":null},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Naoya Onizawa","raw_affiliation_strings":["Department of Electrical and Computer Engineering, McGill University, Montreal, QUE, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McGill University, Montreal, QUE, Canada","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"last","author":{"id":null,"display_name":"Warren J. Gross","orcid":null},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Warren J. Gross","raw_affiliation_strings":["Department of Electrical and Computer Engineering, McGill University, Montreal, QUE, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McGill University, Montreal, QUE, Canada","institution_ids":["https://openalex.org/I5023651"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I5023651"],"apc_list":null,"apc_paid":null,"fwci":3.7982,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.93281654,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"305","last_page":"308"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11478","display_name":"Caching and Content Delivery","score":0.9704999923706055,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9697999954223633,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.6553999781608582},{"id":"https://openalex.org/keywords/content-addressable-storage","display_name":"Content-addressable storage","score":0.4968999922275543},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.48579999804496765},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4740999937057495},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.44369998574256897},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.43950000405311584},{"id":"https://openalex.org/keywords/content-addressable-memory","display_name":"Content-addressable memory","score":0.41190001368522644},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.35019999742507935}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.701200008392334},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.6553999781608582},{"id":"https://openalex.org/C2778618852","wikidata":"https://www.wikidata.org/wiki/Q1128613","display_name":"Content-addressable storage","level":4,"score":0.4968999922275543},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.48579999804496765},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4740999937057495},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.44369998574256897},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.43950000405311584},{"id":"https://openalex.org/C53442348","wikidata":"https://www.wikidata.org/wiki/Q745101","display_name":"Content-addressable memory","level":3,"score":0.41190001368522644},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3598000109195709},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.35019999742507935},{"id":"https://openalex.org/C7234692","wikidata":"https://www.wikidata.org/wiki/Q4116068","display_name":"NAND logic","level":4,"score":0.34700000286102295},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.32749998569488525},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.31610000133514404},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.30730000138282776},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.3050000071525574},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3012000024318695},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.28760001063346863},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.2840999960899353},{"id":"https://openalex.org/C159423971","wikidata":"https://www.wikidata.org/wiki/Q177251","display_name":"Associative property","level":2,"score":0.2782000005245209},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.26420000195503235},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.25999999046325684},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.25769999623298645},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.25279998779296875},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.2524999976158142}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/asap.2013.6567594","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2013.6567594","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors","raw_type":"proceedings-article"},{"id":"pmh:oai:arXiv.org:1302.4463","is_oa":true,"landing_page_url":"http://arxiv.org/abs/1302.4463","pdf_url":"https://arxiv.org/pdf/1302.4463","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.745.9583","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.745.9583","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://arxiv.org/pdf/1302.4463.pdf","raw_type":"text"}],"best_oa_location":{"id":"pmh:oai:arXiv.org:1302.4463","is_oa":true,"landing_page_url":"http://arxiv.org/abs/1302.4463","pdf_url":"https://arxiv.org/pdf/1302.4463","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1526587232","https://openalex.org/W1977602574","https://openalex.org/W1982231668","https://openalex.org/W2037808679","https://openalex.org/W2062143991","https://openalex.org/W2086523057","https://openalex.org/W2101739742","https://openalex.org/W2106867391","https://openalex.org/W2110850401","https://openalex.org/W2115440863","https://openalex.org/W2121160181","https://openalex.org/W2128084896","https://openalex.org/W6640482195","https://openalex.org/W6648122245"],"related_works":[],"abstract_inverted_index":{"A":[0,103],"low-power":[1,70],"Content-Addressable":[2],"Memory":[3],"(CAM)":[4],"is":[5,28,61],"introduced":[6],"employing":[7],"a":[8,31,50,68,81,99,136],"new":[9],"mechanism":[10],"for":[11,84,109],"associativity":[12],"between":[13],"the":[14,18,22,45,53,58,77,85,88,93,116,120,130],"input":[15,75],"tags":[16],"and":[17,91,115,125],"corresponding":[19],"address":[20],"of":[21,44,57,67,87,119,127,129,140],"output":[23],"data.":[24],"The":[25,112],"proposed":[26,59,78,121],"architecture":[27,79,133],"based":[29],"on":[30,95],"recently":[32],"developed":[33],"clustered-sparse":[34],"network":[35],"using":[36],"binary-weighted":[37],"connections":[38],"that":[39,66,128],"on-average":[40],"will":[41],"eliminate":[42],"most":[43],"parallel":[46],"comparisons":[47,94],"performed":[48],"during":[49],"search.":[51],"Therefore,":[52],"dynamic":[54],"energy":[55,113],"consumption":[56,114],"design":[60,122],"significantly":[62],"lower":[63],"compared":[64],"to":[65,97],"conventional":[69,131],"CAM":[71],"design.":[72],"Given":[73],"an":[74],"tag,":[76],"computes":[80],"few":[82],"possibilities":[83],"location":[86],"matched":[89],"tag":[90],"performs":[92],"them":[96],"locate":[98],"single":[100],"valid":[101],"match.":[102],"0.13\u03bcm":[104],"CMOS":[105],"technology":[106],"was":[107],"used":[108],"simulation":[110],"purposes.":[111],"search":[117],"delay":[118],"are":[123],"9.5%,":[124],"30.4%":[126],"NAND":[132],"respectively":[134],"with":[135],"3.4%":[137],"higher":[138],"number":[139],"transistors.":[141]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}