{"id":"https://openalex.org/W1979147362","doi":"https://doi.org/10.1109/asap.2013.6567588","title":"FPGA and ASIC square root designs for high performance and power efficiency","display_name":"FPGA and ASIC square root designs for high performance and power efficiency","publication_year":2013,"publication_date":"2013-06-01","ids":{"openalex":"https://openalex.org/W1979147362","doi":"https://doi.org/10.1109/asap.2013.6567588","mag":"1979147362"},"language":"en","primary_location":{"id":"doi:10.1109/asap.2013.6567588","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2013.6567588","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067533255","display_name":"Shashank Suresh","orcid":"https://orcid.org/0000-0002-5429-8899"},"institutions":[{"id":"https://openalex.org/I118118575","display_name":"New Jersey Institute of Technology","ror":"https://ror.org/05e74xb87","country_code":"US","type":"education","lineage":["https://openalex.org/I118118575"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Shashank Suresh","raw_affiliation_strings":["Department of Electrical and Computer Engineering, New Jersey Institute of Technology, Newark, NJ, USA","Dept. of Electr. & Comput. Eng., New Jersey Inst. of Tech., Newark, NJ, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, New Jersey Institute of Technology, Newark, NJ, USA","institution_ids":["https://openalex.org/I118118575"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., New Jersey Inst. of Tech., Newark, NJ, USA","institution_ids":["https://openalex.org/I118118575"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091533752","display_name":"Spiridon F. Beldianu","orcid":null},"institutions":[{"id":"https://openalex.org/I118118575","display_name":"New Jersey Institute of Technology","ror":"https://ror.org/05e74xb87","country_code":"US","type":"education","lineage":["https://openalex.org/I118118575"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Spiridon F. Beldianu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, New Jersey Institute of Technology, Newark, NJ, USA","Dept. of Electr. & Comput. Eng., New Jersey Inst. of Tech., Newark, NJ, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, New Jersey Institute of Technology, Newark, NJ, USA","institution_ids":["https://openalex.org/I118118575"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., New Jersey Inst. of Tech., Newark, NJ, USA","institution_ids":["https://openalex.org/I118118575"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076762145","display_name":"Sotirios G. Ziavras","orcid":"https://orcid.org/0000-0002-3764-1528"},"institutions":[{"id":"https://openalex.org/I118118575","display_name":"New Jersey Institute of Technology","ror":"https://ror.org/05e74xb87","country_code":"US","type":"education","lineage":["https://openalex.org/I118118575"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sotirios G. Ziavras","raw_affiliation_strings":["Department of Electrical and Computer Engineering, New Jersey Institute of Technology, Newark, NJ, USA","Dept. of Electr. & Comput. Eng., New Jersey Inst. of Tech., Newark, NJ, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, New Jersey Institute of Technology, Newark, NJ, USA","institution_ids":["https://openalex.org/I118118575"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., New Jersey Inst. of Tech., Newark, NJ, USA","institution_ids":["https://openalex.org/I118118575"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5067533255"],"corresponding_institution_ids":["https://openalex.org/I118118575"],"apc_list":null,"apc_paid":null,"fwci":1.0265,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.75798638,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"269","last_page":"272"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.9134935140609741},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7035998106002808},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6324177980422974},{"id":"https://openalex.org/keywords/square-root","display_name":"Square root","score":0.6144504547119141},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5112628936767578},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.47403693199157715},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.46762093901634216},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.44027209281921387},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.44005635380744934},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.42878082394599915},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.42763176560401917},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3362695574760437},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.2878659963607788},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20872542262077332},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20270586013793945},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13297313451766968},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08104941248893738}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.9134935140609741},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7035998106002808},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6324177980422974},{"id":"https://openalex.org/C11577676","wikidata":"https://www.wikidata.org/wiki/Q134237","display_name":"Square root","level":2,"score":0.6144504547119141},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5112628936767578},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.47403693199157715},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.46762093901634216},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.44027209281921387},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.44005635380744934},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.42878082394599915},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.42763176560401917},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3362695574760437},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.2878659963607788},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20872542262077332},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20270586013793945},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13297313451766968},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08104941248893738},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/asap.2013.6567588","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2013.6567588","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.310.212","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.310.212","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://web.njit.edu/~ziavras/ASAP2013.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8600000143051147}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W575420681","https://openalex.org/W1574421744","https://openalex.org/W1944025347","https://openalex.org/W2006328304","https://openalex.org/W2013965394","https://openalex.org/W2014125237","https://openalex.org/W2029329869","https://openalex.org/W2064328715","https://openalex.org/W2097912453","https://openalex.org/W2098335003","https://openalex.org/W2115711516","https://openalex.org/W2124998302","https://openalex.org/W2148251931","https://openalex.org/W2160001263","https://openalex.org/W2167683529","https://openalex.org/W2498264275","https://openalex.org/W6674561504","https://openalex.org/W6683549394"],"related_works":["https://openalex.org/W1972953980","https://openalex.org/W2050988079","https://openalex.org/W1513897901","https://openalex.org/W4294000495","https://openalex.org/W1938409394","https://openalex.org/W2027800187","https://openalex.org/W2205497670","https://openalex.org/W2073623973","https://openalex.org/W2072390380","https://openalex.org/W1934962831"],"abstract_inverted_index":{"Floating-point":[0],"square":[1,52],"root":[2,53],"is":[3,16,113,132],"a":[4,44,97,122],"fundamental":[5],"operation":[6,19],"in":[7,20,32],"signal":[8],"processing":[9],"and":[10,22,68,77,82,88],"various":[11],"HPC":[12],"applications.":[13],"Since":[14],"this":[15],"an":[17],"expensive":[18],"resource":[21],"energy":[23],"consumption,":[24,108],"its":[25],"efficient":[26],"implementation":[27],"should":[28],"be":[29],"of":[30,62],"priority":[31],"future":[33],"multicores":[34],"that":[35,116],"will":[36],"face":[37],"dark":[38],"silicon":[39],"issues.":[40],"This":[41],"paper":[42],"presents":[43],"low-cost,":[45],"low-power":[46],"consumption":[47,91],"design":[48,64,103],"to":[49,96],"calculate":[50],"the":[51,55,63,129],"using":[54],"IEEE754":[56],"single-precision":[57],"floating-point":[58],"format.":[59],"Two":[60],"versions":[61],"are":[65,92],"investigated":[66],"with":[67],"without":[69],"clock":[70],"gating":[71],"(CG),":[72],"respectively.":[73],"Evaluation":[74],"involves":[75],"FPGA":[76],"ASIC":[78,102,130],"technologies":[79],"at":[80,110,117],"40":[81,111,125],"65":[83,118],"nm.":[84],"Substantial":[85],"performance":[86],"growth":[87],"reduced":[89],"power":[90,107],"gained":[93],"as":[94],"compared":[95],"popular":[98],"iterative":[99],"solution.":[100],"The":[101],"demonstrates":[104],"much":[105],"lower":[106,114],"which":[109],"nm":[112,119],"than":[115],"by":[120],"about":[121],"threefold.":[123],"At":[124],"nm,":[126],"CG":[127],"for":[128,135],"realization":[131],"justified":[133],"primarily":[134],"low":[136],"activity":[137],"rates.":[138]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":4}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}