{"id":"https://openalex.org/W2067324574","doi":"https://doi.org/10.1109/asap.2013.6567553","title":"iVAMS: Intelligent metamodel-integrated Verilog-AMS for circuit-accurate system-level mixed-signal design exploration","display_name":"iVAMS: Intelligent metamodel-integrated Verilog-AMS for circuit-accurate system-level mixed-signal design exploration","publication_year":2013,"publication_date":"2013-06-01","ids":{"openalex":"https://openalex.org/W2067324574","doi":"https://doi.org/10.1109/asap.2013.6567553","mag":"2067324574"},"language":"en","primary_location":{"id":"doi:10.1109/asap.2013.6567553","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2013.6567553","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103292239","display_name":"Geng Zheng","orcid":null},"institutions":[{"id":"https://openalex.org/I123534392","display_name":"University of North Texas","ror":"https://ror.org/00v97ad02","country_code":"US","type":"education","lineage":["https://openalex.org/I123534392"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Geng Zheng","raw_affiliation_strings":["NanoSystem Design Laboratory, University of North Texas, Denton, TX, USA","NanoSystem Design Lab., Univ. of North Texas, Denton, TX, USA"],"affiliations":[{"raw_affiliation_string":"NanoSystem Design Laboratory, University of North Texas, Denton, TX, USA","institution_ids":["https://openalex.org/I123534392"]},{"raw_affiliation_string":"NanoSystem Design Lab., Univ. of North Texas, Denton, TX, USA","institution_ids":["https://openalex.org/I123534392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070359867","display_name":"Saraju P. Mohanty","orcid":"https://orcid.org/0000-0003-2959-6541"},"institutions":[{"id":"https://openalex.org/I123534392","display_name":"University of North Texas","ror":"https://ror.org/00v97ad02","country_code":"US","type":"education","lineage":["https://openalex.org/I123534392"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Saraju P. Mohanty","raw_affiliation_strings":["NanoSystem Design Laboratory, University of North Texas, Denton, TX, USA","NanoSystem Design Lab., Univ. of North Texas, Denton, TX, USA"],"affiliations":[{"raw_affiliation_string":"NanoSystem Design Laboratory, University of North Texas, Denton, TX, USA","institution_ids":["https://openalex.org/I123534392"]},{"raw_affiliation_string":"NanoSystem Design Lab., Univ. of North Texas, Denton, TX, USA","institution_ids":["https://openalex.org/I123534392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062843590","display_name":"Elias Kougianos","orcid":"https://orcid.org/0000-0002-1616-7628"},"institutions":[{"id":"https://openalex.org/I123534392","display_name":"University of North Texas","ror":"https://ror.org/00v97ad02","country_code":"US","type":"education","lineage":["https://openalex.org/I123534392"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Elias Kougianos","raw_affiliation_strings":["NanoSystem Design Laboratory, University of North Texas, Denton, TX, USA","NanoSystem Design Lab., Univ. of North Texas, Denton, TX, USA"],"affiliations":[{"raw_affiliation_string":"NanoSystem Design Laboratory, University of North Texas, Denton, TX, USA","institution_ids":["https://openalex.org/I123534392"]},{"raw_affiliation_string":"NanoSystem Design Lab., Univ. of North Texas, Denton, TX, USA","institution_ids":["https://openalex.org/I123534392"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009967108","display_name":"Oghenekarho Okobiah","orcid":null},"institutions":[{"id":"https://openalex.org/I123534392","display_name":"University of North Texas","ror":"https://ror.org/00v97ad02","country_code":"US","type":"education","lineage":["https://openalex.org/I123534392"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Oghenekarho Okobiah","raw_affiliation_strings":["NanoSystem Design Laboratory, University of North Texas, Denton, TX, USA","NanoSystem Design Lab., Univ. of North Texas, Denton, TX, USA"],"affiliations":[{"raw_affiliation_string":"NanoSystem Design Laboratory, University of North Texas, Denton, TX, USA","institution_ids":["https://openalex.org/I123534392"]},{"raw_affiliation_string":"NanoSystem Design Lab., Univ. of North Texas, Denton, TX, USA","institution_ids":["https://openalex.org/I123534392"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5103292239"],"corresponding_institution_ids":["https://openalex.org/I123534392"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.12308123,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"75","last_page":"78"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7391761541366577},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.7211065292358398},{"id":"https://openalex.org/keywords/metamodeling","display_name":"Metamodeling","score":0.6729872822761536},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6266975402832031},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4670772850513458},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.44502145051956177},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.44492605328559875},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3998466730117798},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.2887939214706421},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2298143208026886},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.22697186470031738},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15283891558647156},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.10749870538711548}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7391761541366577},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.7211065292358398},{"id":"https://openalex.org/C86610423","wikidata":"https://www.wikidata.org/wiki/Q1925081","display_name":"Metamodeling","level":2,"score":0.6729872822761536},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6266975402832031},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4670772850513458},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.44502145051956177},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.44492605328559875},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3998466730117798},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.2887939214706421},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2298143208026886},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.22697186470031738},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15283891558647156},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.10749870538711548}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asap.2013.6567553","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2013.6567553","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1525529650","https://openalex.org/W1979564935","https://openalex.org/W1996493662","https://openalex.org/W2040146871","https://openalex.org/W2040379086","https://openalex.org/W2048497251","https://openalex.org/W2051423425","https://openalex.org/W2083467250","https://openalex.org/W2103496339","https://openalex.org/W2122471955","https://openalex.org/W2142734833","https://openalex.org/W2154331399","https://openalex.org/W2156023754","https://openalex.org/W3150638847","https://openalex.org/W4233538641","https://openalex.org/W4248405511","https://openalex.org/W6663594815"],"related_works":["https://openalex.org/W1761969858","https://openalex.org/W2391854357","https://openalex.org/W4240565539","https://openalex.org/W3114194214","https://openalex.org/W2132512458","https://openalex.org/W2133071611","https://openalex.org/W4252858011","https://openalex.org/W4237771018","https://openalex.org/W2167813198","https://openalex.org/W4238487776"],"abstract_inverted_index":{"The":[0,69,119],"gap":[1],"between":[2],"abstraction":[3],"levels":[4],"in":[5,45,100,136],"analog":[6,14,24,55,77],"design":[7,17,67],"is":[8,80,90,113,122],"a":[9,108],"major":[10],"obstacle":[11],"for":[12,22,64],"advancing":[13],"and":[15,32],"mixed-signal":[16],"automation.":[18],"Intelligent":[19],"surrogate":[20],"models":[21,99],"low-level":[23],"building":[25],"blocks":[26],"are":[27,43,62],"needed":[28],"to":[29,47,75,94,115,128],"bridge":[30],"behavioral":[31,60],"transistor-level":[33],"simulations.":[34],"With":[35],"this":[36,89],"objective,":[37],"artificial":[38,96],"neural":[39,97],"network":[40,98],"(ANN)":[41],"metamodels":[42,61,74],"incorporated":[44],"Verilog-AMS":[46,59],"capture":[48],"the":[49,54,83,86,91,104,129],"highly":[50],"nonlinear":[51],"response":[52],"of":[53,71,85,106,131],"block.":[56],"Parameterized":[57],"ANN":[58],"constructed":[63],"efficient":[65],"system-level":[66],"exploration.":[68],"application":[70,105],"these":[72],"intelligent":[73],"multi-objective":[76],"block":[78],"optimization":[79,111,120],"demonstrated.":[81],"To":[82,102],"best":[84],"authors'":[87],"knowledge":[88],"first":[92],"paper":[93],"integrate":[95],"Verilog-AMS.":[101],"demonstrate":[103],"iVAMS,":[107],"biologically-inspired":[109],"\u201cfirefly":[110],"algorithm\u201d":[112],"applied":[114],"an":[116],"OP-AMP":[117],"design.":[118],"process":[121],"sped":[123],"up":[124],"by":[125],"5580\u00d7":[126],"due":[127],"use":[130],"iVAMS":[132],"with":[133],"negligible":[134],"loss":[135],"accuracy.":[137]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}