{"id":"https://openalex.org/W2078555859","doi":"https://doi.org/10.1109/asap.2013.6567546","title":"Enabling development of OpenCL applications on FPGA platforms","display_name":"Enabling development of OpenCL applications on FPGA platforms","publication_year":2013,"publication_date":"2013-06-01","ids":{"openalex":"https://openalex.org/W2078555859","doi":"https://doi.org/10.1109/asap.2013.6567546","mag":"2078555859"},"language":"en","primary_location":{"id":"doi:10.1109/asap.2013.6567546","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2013.6567546","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://vtechworks.lib.vt.edu/bitstreams/23bb5a83-3015-4e13-9ad2-69b3811b3254/download","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038909934","display_name":"Kavya Shagrithaya","orcid":null},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Kavya Shagrithaya","raw_affiliation_strings":["Bradley Department of ECE, Virginia Technology, Blacksburg, VA, USA","Bradley Department of ECE, Virginia Tech, Blacksburg, VA USA"],"affiliations":[{"raw_affiliation_string":"Bradley Department of ECE, Virginia Technology, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]},{"raw_affiliation_string":"Bradley Department of ECE, Virginia Tech, Blacksburg, VA USA","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074444574","display_name":"Krzysztof K\u0229pa","orcid":"https://orcid.org/0000-0003-0702-9570"},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Krzysztof Kepa","raw_affiliation_strings":["Bradley Department of ECE, Virginia Technology, Blacksburg, VA, USA","Bradley Department of ECE, Virginia Tech, Blacksburg, VA USA"],"affiliations":[{"raw_affiliation_string":"Bradley Department of ECE, Virginia Technology, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]},{"raw_affiliation_string":"Bradley Department of ECE, Virginia Tech, Blacksburg, VA USA","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111933984","display_name":"Peter Athanas","orcid":null},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Peter Athanas","raw_affiliation_strings":["Bradley Department of ECE, Virginia Technology, Blacksburg, VA, USA","Bradley Department of ECE, Virginia Tech, Blacksburg, VA USA"],"affiliations":[{"raw_affiliation_string":"Bradley Department of ECE, Virginia Technology, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]},{"raw_affiliation_string":"Bradley Department of ECE, Virginia Tech, Blacksburg, VA USA","institution_ids":["https://openalex.org/I859038795"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5038909934"],"corresponding_institution_ids":["https://openalex.org/I859038795"],"apc_list":null,"apc_paid":null,"fwci":7.5963,"has_fulltext":true,"cited_by_count":40,"citation_normalized_percentile":{"value":0.974677,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"26","last_page":"30"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8877823352813721},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6556136012077332},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.6072531342506409},{"id":"https://openalex.org/keywords/host","display_name":"Host (biology)","score":0.559602677822113},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5162563323974609},{"id":"https://openalex.org/keywords/abstraction-layer","display_name":"Abstraction layer","score":0.4761814475059509},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.44084182381629944},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4405606985092163},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.4214918315410614},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.41476714611053467},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.3792043924331665},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3643151819705963},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.30640318989753723}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8877823352813721},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6556136012077332},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.6072531342506409},{"id":"https://openalex.org/C126831891","wikidata":"https://www.wikidata.org/wiki/Q221673","display_name":"Host (biology)","level":2,"score":0.559602677822113},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5162563323974609},{"id":"https://openalex.org/C147358964","wikidata":"https://www.wikidata.org/wiki/Q1200992","display_name":"Abstraction layer","level":3,"score":0.4761814475059509},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.44084182381629944},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4405606985092163},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.4214918315410614},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.41476714611053467},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.3792043924331665},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3643151819705963},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.30640318989753723},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/asap.2013.6567546","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2013.6567546","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors","raw_type":"proceedings-article"},{"id":"pmh:oai:vtechworks.lib.vt.edu:10919/34669","is_oa":true,"landing_page_url":"http://scholar.lib.vt.edu/theses/available/etd-08202012-095025/","pdf_url":"https://vtechworks.lib.vt.edu/bitstreams/23bb5a83-3015-4e13-9ad2-69b3811b3254/download","source":{"id":"https://openalex.org/S4306400248","display_name":"VTechWorks (Virginia Tech)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I859038795","host_organization_name":"Virginia Tech","host_organization_lineage":["https://openalex.org/I859038795"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Thesis"}],"best_oa_location":{"id":"pmh:oai:vtechworks.lib.vt.edu:10919/34669","is_oa":true,"landing_page_url":"http://scholar.lib.vt.edu/theses/available/etd-08202012-095025/","pdf_url":"https://vtechworks.lib.vt.edu/bitstreams/23bb5a83-3015-4e13-9ad2-69b3811b3254/download","source":{"id":"https://openalex.org/S4306400248","display_name":"VTechWorks (Virginia Tech)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I859038795","host_organization_name":"Virginia Tech","host_organization_lineage":["https://openalex.org/I859038795"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Thesis"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.41999998688697815,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2078555859.pdf","grobid_xml":"https://content.openalex.org/works/W2078555859.grobid-xml"},"referenced_works_count":17,"referenced_works":["https://openalex.org/W1987304299","https://openalex.org/W2026448279","https://openalex.org/W2068810256","https://openalex.org/W2078555859","https://openalex.org/W2080804082","https://openalex.org/W2108019747","https://openalex.org/W2112432448","https://openalex.org/W2113492243","https://openalex.org/W2116759740","https://openalex.org/W2131355383","https://openalex.org/W2138336319","https://openalex.org/W2153185479","https://openalex.org/W2160126455","https://openalex.org/W2171429297","https://openalex.org/W2191327475","https://openalex.org/W2256201213","https://openalex.org/W4246166885"],"related_works":["https://openalex.org/W2091330445","https://openalex.org/W1984744919","https://openalex.org/W2132930690","https://openalex.org/W2770599040","https://openalex.org/W1901380330","https://openalex.org/W2075164989","https://openalex.org/W2901324294","https://openalex.org/W4248324254","https://openalex.org/W3009812692","https://openalex.org/W2105980483"],"abstract_inverted_index":{"High-level":[0],"FPGA":[1],"synthesis":[2],"tools":[3],"aim":[4],"to":[5,12,39,57,90],"increase":[6],"the":[7,59,83,106],"productivity":[8],"of":[9,103],"FPGAs":[10],"and":[11,18,74,88],"adopt":[13],"them":[14],"among":[15],"software":[16],"developers":[17],"domain":[19],"experts.":[20],"OpenCL":[21,46,63,75,84],"is":[22,49,86],"a":[23,92],"specification":[24,61],"introduced":[25],"for":[26,62],"parallel":[27],"programming":[28],"across":[29],"heterogeneous":[30],"platforms.":[31],"In":[32],"this":[33],"paper,":[34],"an":[35,97],"automated":[36],"compilation":[37],"flow":[38,52,99],"generate":[40],"customized":[41],"application-specific":[42],"hardware":[43,104],"descriptions":[44],"from":[45],"computation":[47],"kernels":[48],"reported.":[50],"The":[51,66,79],"uses":[53],"Xilinx":[54],"AutoESL":[55],"tool":[56],"obtain":[58],"design":[60],"kernel":[64],"cores.":[65],"provided":[67],"architecture":[68],"integrates":[69],"generated":[70],"cores":[71],"with":[72],"memory":[73],"host":[76,80],"application":[77,85],"interfaces.":[78],"program":[81],"in":[82],"compiled":[87],"executed":[89],"demonstrate":[91],"proof-of-concept":[93],"implementation":[94],"towards":[95],"achieving":[96],"end-to-end":[98],"that":[100],"provides":[101],"abstraction":[102],"at":[105],"front-end.":[107]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":12},{"year":2015,"cited_by_count":7},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":2}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}