{"id":"https://openalex.org/W1995866377","doi":"https://doi.org/10.1109/asap.2013.6567544","title":"Loop program mapping and compact code generation for programmable hardware accelerators","display_name":"Loop program mapping and compact code generation for programmable hardware accelerators","publication_year":2013,"publication_date":"2013-06-01","ids":{"openalex":"https://openalex.org/W1995866377","doi":"https://doi.org/10.1109/asap.2013.6567544","mag":"1995866377"},"language":"en","primary_location":{"id":"doi:10.1109/asap.2013.6567544","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2013.6567544","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://zenodo.org/record/3429984","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033683361","display_name":"Srinivas Boppu","orcid":"https://orcid.org/0000-0001-9028-2563"},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Srinivas Boppu","raw_affiliation_strings":["Hardware, Software Co-Design, Department of Computer Science, University of Erlangen-Nuremberg, Germany","Department of Computer Science, University of Erlangen-Nuremberg, Erlangen, Germany"],"affiliations":[{"raw_affiliation_string":"Hardware, Software Co-Design, Department of Computer Science, University of Erlangen-Nuremberg, Germany","institution_ids":["https://openalex.org/I181369854"]},{"raw_affiliation_string":"Department of Computer Science, University of Erlangen-Nuremberg, Erlangen, Germany","institution_ids":["https://openalex.org/I181369854"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072039340","display_name":"Frank Hannig","orcid":"https://orcid.org/0000-0003-3663-6484"},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Frank Hannig","raw_affiliation_strings":["Hardware, Software Co-Design, Department of Computer Science, University of Erlangen-Nuremberg, Germany","Department of Computer Science, University of Erlangen-Nuremberg, Erlangen, Germany"],"affiliations":[{"raw_affiliation_string":"Hardware, Software Co-Design, Department of Computer Science, University of Erlangen-Nuremberg, Germany","institution_ids":["https://openalex.org/I181369854"]},{"raw_affiliation_string":"Department of Computer Science, University of Erlangen-Nuremberg, Erlangen, Germany","institution_ids":["https://openalex.org/I181369854"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076672029","display_name":"J\u00fcrgen Teich","orcid":"https://orcid.org/0000-0001-6285-5862"},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jurgen Teich","raw_affiliation_strings":["Hardware, Software Co-Design, Department of Computer Science, University of Erlangen-Nuremberg, Germany","Department of Computer Science, University of Erlangen-Nuremberg, Erlangen, Germany"],"affiliations":[{"raw_affiliation_string":"Hardware, Software Co-Design, Department of Computer Science, University of Erlangen-Nuremberg, Germany","institution_ids":["https://openalex.org/I181369854"]},{"raw_affiliation_string":"Department of Computer Science, University of Erlangen-Nuremberg, Erlangen, Germany","institution_ids":["https://openalex.org/I181369854"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5033683361"],"corresponding_institution_ids":["https://openalex.org/I181369854"],"apc_list":null,"apc_paid":null,"fwci":2.5217,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.89063476,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"17","issue":null,"first_page":"10","last_page":"17"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8443286418914795},{"id":"https://openalex.org/keywords/nested-loop-join","display_name":"Nested loop join","score":0.8127272725105286},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6879910230636597},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6058304309844971},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.5292590856552124},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.5072733759880066},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5039564967155457},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.49578627943992615},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.48094862699508667},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4673497974872589},{"id":"https://openalex.org/keywords/polytope-model","display_name":"Polytope model","score":0.4484194219112396},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.4321925640106201},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3478105068206787},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33061492443084717},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.22217068076133728},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14786982536315918}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8443286418914795},{"id":"https://openalex.org/C1306188","wikidata":"https://www.wikidata.org/wiki/Q4060687","display_name":"Nested loop join","level":2,"score":0.8127272725105286},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6879910230636597},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6058304309844971},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.5292590856552124},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.5072733759880066},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5039564967155457},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.49578627943992615},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.48094862699508667},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4673497974872589},{"id":"https://openalex.org/C113391598","wikidata":"https://www.wikidata.org/wiki/Q1681391","display_name":"Polytope model","level":3,"score":0.4484194219112396},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.4321925640106201},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3478105068206787},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33061492443084717},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.22217068076133728},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14786982536315918},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C145691206","wikidata":"https://www.wikidata.org/wiki/Q747980","display_name":"Polytope","level":2,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/asap.2013.6567544","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2013.6567544","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors","raw_type":"proceedings-article"},{"id":"pmh:oai:zenodo.org:3429984","is_oa":true,"landing_page_url":"https://zenodo.org/record/3429984","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferencePaper"}],"best_oa_location":{"id":"pmh:oai:zenodo.org:3429984","is_oa":true,"landing_page_url":"https://zenodo.org/record/3429984","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferencePaper"},"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1491178396","https://openalex.org/W1503700136","https://openalex.org/W1517717115","https://openalex.org/W1530279678","https://openalex.org/W1602600491","https://openalex.org/W2008598932","https://openalex.org/W2025787141","https://openalex.org/W2046106811","https://openalex.org/W2068918965","https://openalex.org/W2070121263","https://openalex.org/W2082318969","https://openalex.org/W2100402679","https://openalex.org/W2123412205","https://openalex.org/W2128221687","https://openalex.org/W2140656851","https://openalex.org/W2146762876","https://openalex.org/W2168264419","https://openalex.org/W3088072183","https://openalex.org/W4239344586","https://openalex.org/W4250672401"],"related_works":["https://openalex.org/W1776429635","https://openalex.org/W154155438","https://openalex.org/W4205359103","https://openalex.org/W2481821631","https://openalex.org/W2040035561","https://openalex.org/W2052992886","https://openalex.org/W2107896839","https://openalex.org/W2017719803","https://openalex.org/W42513275","https://openalex.org/W1836544786"],"abstract_inverted_index":{"We":[0,78],"present":[1],"a":[2,28,84,127],"novel":[3],"design":[4,86],"methodology":[5,82],"for":[6,68,74],"the":[7,36,40,80,98,103,110,113,123],"mapping":[8],"of":[9,18,27,45,63,112],"nested":[10,76],"loops":[11,71],"onto":[12],"programmable":[13,49],"hardware":[14],"accelerators.":[15],"Key":[16],"features":[17],"our":[19,94,106],"approach":[20,107],"are:":[21],"(1)":[22],"Design":[23],"entry":[24],"in":[25,35,83],"form":[26],"functional":[29],"programming":[30],"language":[31],"and":[32,48,58,88],"loop":[33],"parallelization":[34],"polyhedron":[37],"model,":[38],"(2)":[39],"underlying":[41],"accelerator":[42],"architectures":[43],"consist":[44],"lightweight,":[46],"tightly-coupled,":[47],"processor":[50,115],"arrays,":[51],"which":[52],"can":[53,108],"exploit":[54],"both":[55],"loop-level":[56],"parallelism":[57],"instruction-level":[59],"parallelism,":[60],"(3)":[61],"support":[62],"zero-overhead":[64],"looping":[65],"not":[66],"only":[67],"inner":[69],"most":[70],"but":[72],"also":[73],"arbitrarily":[75],"loops.":[77],"implemented":[79],"proposed":[81],"prototype":[85],"tool":[87],"evaluated":[89],"selected":[90],"benchmarks":[91],"by":[92],"comparing":[93],"code":[95],"generator":[96],"with":[97],"Trimaran":[99],"compilation":[100],"framework.":[101],"As":[102],"results":[104],"show,":[105],"reduce":[109],"size":[111],"generated":[114],"codes":[116],"up":[117],"to":[118],"64":[119],"%":[120],"while":[121],"at":[122],"same":[124],"time":[125],"achieving":[126],"significant":[128],"higher":[129],"throughput.":[130]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}