{"id":"https://openalex.org/W1986409410","doi":"https://doi.org/10.1109/asap.2012.21","title":"Design Automation Framework for Application-Specific Logic-in-Memory Blocks","display_name":"Design Automation Framework for Application-Specific Logic-in-Memory Blocks","publication_year":2012,"publication_date":"2012-07-01","ids":{"openalex":"https://openalex.org/W1986409410","doi":"https://doi.org/10.1109/asap.2012.21","mag":"1986409410"},"language":"en","primary_location":{"id":"doi:10.1109/asap.2012.21","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2012.21","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE 23rd International Conference on Application-Specific Systems, Architectures and Processors","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100834891","display_name":"Qiuling Zhu","orcid":null},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Qiuling Zhu","raw_affiliation_strings":["Dept. of Electrical and Comp. Eng., Carnegie Mellon University, Pittsburgh, PA, USA","Dept. of Electr. & Comp. Eng., Carnegie Mellon Univ., Pittsburgh, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Comp. Eng., Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]},{"raw_affiliation_string":"Dept. of Electr. & Comp. Eng., Carnegie Mellon Univ., Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074439216","display_name":"Kaushik Vaidyanathan","orcid":"https://orcid.org/0000-0002-2900-9186"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kaushik Vaidyanathan","raw_affiliation_strings":["Dept. of Electrical and Comp. Eng., Carnegie Mellon University, Pittsburgh, PA, USA","Dept. of Electr. & Comp. Eng., Carnegie Mellon Univ., Pittsburgh, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Comp. Eng., Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]},{"raw_affiliation_string":"Dept. of Electr. & Comp. Eng., Carnegie Mellon Univ., Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053715507","display_name":"Ofer Shacham","orcid":null},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ofer Shacham","raw_affiliation_strings":["Dept. of Electrical Eng., Stanford University, Stanford, CA, USA","[Dept. of Electr. Eng., Stanford Univ., Stanford, CA, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Eng., Stanford University, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Stanford Univ., Stanford, CA, USA]","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090469068","display_name":"Mark Horowitz","orcid":"https://orcid.org/0000-0003-3245-7542"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mark Horowitz","raw_affiliation_strings":["Dept. of Electrical Eng., Stanford University, Stanford, CA, USA","[Dept. of Electr. Eng., Stanford Univ., Stanford, CA, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Eng., Stanford University, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Stanford Univ., Stanford, CA, USA]","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033242808","display_name":"Larry Pileggi","orcid":"https://orcid.org/0000-0002-8605-8240"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Larry Pileggi","raw_affiliation_strings":["Dept. of Electrical and Comp. Eng., Carnegie Mellon University, Pittsburgh, PA, USA","Dept. of Electr. & Comp. Eng., Carnegie Mellon Univ., Pittsburgh, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Comp. Eng., Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]},{"raw_affiliation_string":"Dept. of Electr. & Comp. Eng., Carnegie Mellon Univ., Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062806943","display_name":"Franz Franchetti","orcid":"https://orcid.org/0000-0002-3529-8973"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Franz Franchetti","raw_affiliation_strings":["Dept. of Electrical and Comp. Eng., Carnegie Mellon University, Pittsburgh, PA, USA","Dept. of Electr. & Comp. Eng., Carnegie Mellon Univ., Pittsburgh, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Comp. Eng., Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]},{"raw_affiliation_string":"Dept. of Electr. & Comp. Eng., Carnegie Mellon Univ., Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.8078,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.93227236,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"125","last_page":"132"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6973851323127747},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.5956000685691833},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5797348022460938},{"id":"https://openalex.org/keywords/interpolation","display_name":"Interpolation (computer graphics)","score":0.565756618976593},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4676973819732666},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.46762901544570923},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.44272804260253906},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36940836906433105},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3338441848754883},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3265670835971832},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.32113683223724365},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2242310643196106},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14529871940612793},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.13267794251441956},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.10649839043617249}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6973851323127747},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.5956000685691833},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5797348022460938},{"id":"https://openalex.org/C137800194","wikidata":"https://www.wikidata.org/wiki/Q11713455","display_name":"Interpolation (computer graphics)","level":3,"score":0.565756618976593},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4676973819732666},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.46762901544570923},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.44272804260253906},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36940836906433105},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3338441848754883},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3265670835971832},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.32113683223724365},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2242310643196106},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14529871940612793},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.13267794251441956},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.10649839043617249}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asap.2012.21","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2012.21","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE 23rd International Conference on Application-Specific Systems, Architectures and Processors","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.9100000262260437,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1527747735","https://openalex.org/W1563366461","https://openalex.org/W2010069926","https://openalex.org/W2102460908","https://openalex.org/W2102727118","https://openalex.org/W2113640817","https://openalex.org/W2117477421","https://openalex.org/W2128680941","https://openalex.org/W2129379996","https://openalex.org/W2132730902","https://openalex.org/W2139268034","https://openalex.org/W2149679550","https://openalex.org/W2158256867","https://openalex.org/W2163625181","https://openalex.org/W2168847677","https://openalex.org/W2170909854","https://openalex.org/W2295329974","https://openalex.org/W2343577448","https://openalex.org/W3140903683","https://openalex.org/W3146304534","https://openalex.org/W3208940722","https://openalex.org/W4245543866","https://openalex.org/W6678879765","https://openalex.org/W6680597818","https://openalex.org/W6704652883","https://openalex.org/W6792941224"],"related_works":["https://openalex.org/W1553855433","https://openalex.org/W1966764473","https://openalex.org/W2098419840","https://openalex.org/W2121963733","https://openalex.org/W1977171228","https://openalex.org/W4249951793","https://openalex.org/W2789349722","https://openalex.org/W2170504327","https://openalex.org/W2766377030","https://openalex.org/W2102927888"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,84,103],"design":[4,34,99],"methodology":[5],"forhardware":[6],"synthesis":[7],"of":[8,87,122,124],"application-specific":[9],"logic-in-memory(LiM)":[10],"blocks.":[11,81],"Logic-in-memory":[12],"designs":[13],"tightly":[14],"integrate":[15],"specializedcomputation":[16],"logic":[17,52],"with":[18,49,127],"embedded":[19],"memory,":[20,44],"enablingmore":[21],"localized":[22],"computation,":[23],"thus":[24],"save":[25],"energy":[26],"consumption.":[27],"Asa":[28],"demonstration,":[29],"we":[30,101],"present":[31],"an":[32,38],"end-to-end":[33],"frameworkto":[35],"automatically":[36],"synthesize":[37],"interpolation":[39,43,69,88],"based":[40,105],"logic-in-memoryblock":[41],"named":[42],"which":[45],"combinesa":[46],"seed":[47,62],"table":[48],"simple":[50],"arithmetic":[51],"to":[53,58],"efficiently":[54],"evaluatefunctions.":[55],"In":[56],"order":[57],"support":[59],"multiple":[60],"consecutive":[61],"dataaccess":[63],"that":[64,116],"is":[65],"required":[66],"in":[67,90],"the":[68,72,76,97,117,128],"operation,":[70],"wesynthesize":[71],"physical":[73],"memory":[74,80],"into":[75],"novel":[77],"rectangular":[78],"accesssmart":[79],"We":[82],"evaluated":[83],"large":[85],"designspace":[86],"memories":[89],"sub-20":[91],"nm":[92],"commercialCMOS":[93],"technology":[94],"by":[95],"using":[96],"proposed":[98],"framework.Furthermore,":[100],"implemented":[102],"logic-in-memory":[104],"computedtomography":[106],"(CT)":[107],"medical":[108],"image":[109],"reconstruction":[110],"systemand":[111],"our":[112],"experimental":[113],"results":[114],"show":[115],"logic-in-memorycomputing":[118],"method":[119],"achieves":[120],"orders":[121],"magnitude":[123],"energysaving":[125],"compared":[126],"traditional":[129],"in-processor":[130],"computing.":[131]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}