{"id":"https://openalex.org/W2123302990","doi":"https://doi.org/10.1109/asap.2010.5540815","title":"Design space exploration of parametric pipelined designs","display_name":"Design space exploration of parametric pipelined designs","publication_year":2010,"publication_date":"2010-07-01","ids":{"openalex":"https://openalex.org/W2123302990","doi":"https://doi.org/10.1109/asap.2010.5540815","mag":"2123302990"},"language":"en","primary_location":{"id":"doi:10.1109/asap.2010.5540815","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2010.5540815","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ASAP 2010 - 21st IEEE International Conference on Application-specific Systems, Architectures and Processors","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038643248","display_name":"Adrien Le Masle","orcid":null},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Adrien Le Masle","raw_affiliation_strings":["Department of Computing, Imperial College London, UK","Department of Computing, Imperial College, London, UK"],"affiliations":[{"raw_affiliation_string":"Department of Computing, Imperial College London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Department of Computing, Imperial College, London, UK","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057940557","display_name":"Wayne Luk","orcid":"https://orcid.org/0000-0002-6750-927X"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Wayne Luk","raw_affiliation_strings":["Department of Computing, Imperial College London, UK","Department of Computing, Imperial College, London, UK"],"affiliations":[{"raw_affiliation_string":"Department of Computing, Imperial College London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Department of Computing, Imperial College, London, UK","institution_ids":["https://openalex.org/I47508984"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5038643248"],"corresponding_institution_ids":["https://openalex.org/I47508984"],"apc_list":null,"apc_paid":null,"fwci":0.2497,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.58851306,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"47","last_page":"54"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.7822253108024597},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.737011194229126},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.730431854724884},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.7084174752235413},{"id":"https://openalex.org/keywords/parametric-statistics","display_name":"Parametric statistics","score":0.6543768048286438},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.586945116519928},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5724186301231384},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5472615957260132},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.52427077293396},{"id":"https://openalex.org/keywords/parametric-design","display_name":"Parametric design","score":0.4324271082878113},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4306044280529022},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3553706407546997},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3182620406150818},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.29357752203941345},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.1629827916622162},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12287348508834839}],"concepts":[{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.7822253108024597},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.737011194229126},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.730431854724884},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.7084174752235413},{"id":"https://openalex.org/C117251300","wikidata":"https://www.wikidata.org/wiki/Q1849855","display_name":"Parametric statistics","level":2,"score":0.6543768048286438},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.586945116519928},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5724186301231384},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5472615957260132},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.52427077293396},{"id":"https://openalex.org/C2778370241","wikidata":"https://www.wikidata.org/wiki/Q18386598","display_name":"Parametric design","level":3,"score":0.4324271082878113},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4306044280529022},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3553706407546997},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3182620406150818},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.29357752203941345},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.1629827916622162},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12287348508834839},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asap.2010.5540815","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2010.5540815","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ASAP 2010 - 21st IEEE International Conference on Application-specific Systems, Architectures and Processors","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1486036713","https://openalex.org/W1532731950","https://openalex.org/W1584008964","https://openalex.org/W2004814164","https://openalex.org/W2100626527","https://openalex.org/W2131797921","https://openalex.org/W2139900512","https://openalex.org/W2157920100","https://openalex.org/W4210673018","https://openalex.org/W4237773356","https://openalex.org/W6680296641"],"related_works":["https://openalex.org/W4281926497","https://openalex.org/W2269990635","https://openalex.org/W2108242004","https://openalex.org/W4312985392","https://openalex.org/W4283730710","https://openalex.org/W2042762783","https://openalex.org/W4313484792","https://openalex.org/W4281784598","https://openalex.org/W2921149022","https://openalex.org/W2548514518"],"abstract_inverted_index":{"This":[0,57,138],"paper":[1],"shows":[2],"how":[3],"a":[4,11,22,66,83,88,128],"general":[5],"form":[6],"of":[7,10,16,35,45,52,62,99,104,111,135,153],"algorithms":[8],"consisting":[9],"loop":[12],"with":[13,26,49,127],"loop-carried":[14],"dependencies":[15],"one":[17],"can":[18],"be":[19,97],"mapped":[20],"to":[21,41,82,96,117],"parametric":[23,33],"hardware":[24],"design":[25,38,63,133],"pipelining":[27],"and":[28,47,55,79],"replication":[29],"features.":[30],"A":[31],"technology-independent":[32],"model":[34,58],"the":[36,43,50,102,105,109,112,132,136,142],"proposed":[37],"is":[39,94],"developed":[40],"capture":[42],"variations":[44],"area":[46],"throughput":[48,110],"number":[51],"pipeline":[53],"stages":[54],"replications.":[56],"allows":[59],"rapid":[60],"optimisation":[61,73],"parameters":[64,106],"by":[65,145],"few":[67],"pre-synthesis":[68],"operations.":[69],"We":[70],"present":[71],"an":[72],"process":[74,144],"based":[75],"on":[76,87],"this":[77],"model,":[78],"apply":[80],"it":[81],"Montgomery":[84],"multiplier":[85],"implementation":[86],"Xilinx":[89],"XC5VLX50T":[90],"FPGA.":[91],"Our":[92],"approach":[93],"shown":[95],"capable":[98],"accurately":[100],"predicting":[101],"values":[103],"that":[107],"maximise":[108],"multiplier.":[113,137],"In":[114],"particular,":[115],"up":[116,141],"6.5":[118],"times":[119],"fewer":[120],"synthesis":[121,143],"operations":[122],"are":[123],"required":[124],"when":[125],"compared":[126],"complete":[129],"search":[130],"through":[131],"space":[134],"would":[139],"speed":[140],"14":[146],"times,":[147],"saving":[148],"more":[149],"than":[150],"23":[151],"hours":[152],"development":[154],"time.":[155]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}