{"id":"https://openalex.org/W2128469014","doi":"https://doi.org/10.1109/asap.2010.5540812","title":"Design space exploration for an embedded processor with flexible datapath interconnect","display_name":"Design space exploration for an embedded processor with flexible datapath interconnect","publication_year":2010,"publication_date":"2010-07-01","ids":{"openalex":"https://openalex.org/W2128469014","doi":"https://doi.org/10.1109/asap.2010.5540812","mag":"2128469014"},"language":"en","primary_location":{"id":"doi:10.1109/asap.2010.5540812","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2010.5540812","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ASAP 2010 - 21st IEEE International Conference on Application-specific Systems, Architectures and Processors","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042050825","display_name":"Tung Thanh Hoang","orcid":"https://orcid.org/0000-0002-8098-5879"},"institutions":[{"id":"https://openalex.org/I66862912","display_name":"Chalmers University of Technology","ror":"https://ror.org/040wg7k59","country_code":"SE","type":"education","lineage":["https://openalex.org/I66862912"]}],"countries":["SE"],"is_corresponding":true,"raw_author_name":"Tung Thanh Hoang","raw_affiliation_strings":["Department of Computer Science and Engineering, Chalmers University of Technology, Gothenburg, Sweden","VLSI Research Group, Department of Computer Science and Engineering, Chalmers University of Technology, SE-412 96 Gothenburg, Sweden"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Chalmers University of Technology, Gothenburg, Sweden","institution_ids":["https://openalex.org/I66862912"]},{"raw_affiliation_string":"VLSI Research Group, Department of Computer Science and Engineering, Chalmers University of Technology, SE-412 96 Gothenburg, Sweden","institution_ids":["https://openalex.org/I66862912"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054165517","display_name":"Ulf J\u00e4lmbrant","orcid":null},"institutions":[{"id":"https://openalex.org/I66862912","display_name":"Chalmers University of Technology","ror":"https://ror.org/040wg7k59","country_code":"SE","type":"education","lineage":["https://openalex.org/I66862912"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Ulf Jalmbrant","raw_affiliation_strings":["Department of Computer Science and Engineering, Chalmers University of Technology, Gothenburg, Sweden","VLSI Research Group, Department of Computer Science and Engineering, Chalmers University of Technology, SE-412 96 Gothenburg, Sweden"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Chalmers University of Technology, Gothenburg, Sweden","institution_ids":["https://openalex.org/I66862912"]},{"raw_affiliation_string":"VLSI Research Group, Department of Computer Science and Engineering, Chalmers University of Technology, SE-412 96 Gothenburg, Sweden","institution_ids":["https://openalex.org/I66862912"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060502981","display_name":"Erik der Hagopian","orcid":null},"institutions":[{"id":"https://openalex.org/I66862912","display_name":"Chalmers University of Technology","ror":"https://ror.org/040wg7k59","country_code":"SE","type":"education","lineage":["https://openalex.org/I66862912"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Erik der Hagopian","raw_affiliation_strings":["Department of Computer Science and Engineering, Chalmers University of Technology, Gothenburg, Sweden","VLSI Research Group, Department of Computer Science and Engineering, Chalmers University of Technology, SE-412 96 Gothenburg, Sweden"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Chalmers University of Technology, Gothenburg, Sweden","institution_ids":["https://openalex.org/I66862912"]},{"raw_affiliation_string":"VLSI Research Group, Department of Computer Science and Engineering, Chalmers University of Technology, SE-412 96 Gothenburg, Sweden","institution_ids":["https://openalex.org/I66862912"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056401853","display_name":"Kasyab P. Subramaniyan","orcid":null},"institutions":[{"id":"https://openalex.org/I66862912","display_name":"Chalmers University of Technology","ror":"https://ror.org/040wg7k59","country_code":"SE","type":"education","lineage":["https://openalex.org/I66862912"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Kasyab P. Subramaniyan","raw_affiliation_strings":["Department of Computer Science and Engineering, Chalmers University of Technology, Gothenburg, Sweden","VLSI Research Group, Department of Computer Science and Engineering, Chalmers University of Technology, SE-412 96 Gothenburg, Sweden"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Chalmers University of Technology, Gothenburg, Sweden","institution_ids":["https://openalex.org/I66862912"]},{"raw_affiliation_string":"VLSI Research Group, Department of Computer Science and Engineering, Chalmers University of Technology, SE-412 96 Gothenburg, Sweden","institution_ids":["https://openalex.org/I66862912"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024358692","display_name":"Magnus Sj\u00e4lander","orcid":"https://orcid.org/0000-0003-4232-6976"},"institutions":[{"id":"https://openalex.org/I66862912","display_name":"Chalmers University of Technology","ror":"https://ror.org/040wg7k59","country_code":"SE","type":"education","lineage":["https://openalex.org/I66862912"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Magnus Sjalander","raw_affiliation_strings":["Department of Computer Science and Engineering, Chalmers University of Technology, Gothenburg, Sweden","VLSI Research Group, Department of Computer Science and Engineering, Chalmers University of Technology, SE-412 96 Gothenburg, Sweden"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Chalmers University of Technology, Gothenburg, Sweden","institution_ids":["https://openalex.org/I66862912"]},{"raw_affiliation_string":"VLSI Research Group, Department of Computer Science and Engineering, Chalmers University of Technology, SE-412 96 Gothenburg, Sweden","institution_ids":["https://openalex.org/I66862912"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053343948","display_name":"Per Larsson-Edefors","orcid":"https://orcid.org/0000-0001-5779-4313"},"institutions":[{"id":"https://openalex.org/I66862912","display_name":"Chalmers University of Technology","ror":"https://ror.org/040wg7k59","country_code":"SE","type":"education","lineage":["https://openalex.org/I66862912"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Per Larsson-Edefors","raw_affiliation_strings":["Department of Computer Science and Engineering, Chalmers University of Technology, Gothenburg, Sweden","VLSI Research Group, Department of Computer Science and Engineering, Chalmers University of Technology, SE-412 96 Gothenburg, Sweden"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Chalmers University of Technology, Gothenburg, Sweden","institution_ids":["https://openalex.org/I66862912"]},{"raw_affiliation_string":"VLSI Research Group, Department of Computer Science and Engineering, Chalmers University of Technology, SE-412 96 Gothenburg, Sweden","institution_ids":["https://openalex.org/I66862912"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5042050825"],"corresponding_institution_ids":["https://openalex.org/I66862912"],"apc_list":null,"apc_paid":null,"fwci":2.9962,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.91953358,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"55","last_page":"62"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.949894905090332},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7582332491874695},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.7524835467338562},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6629434823989868},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5809372067451477},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5718982815742493},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5248444080352783},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.5026726722717285},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.4316178858280182},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.4182652533054352},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.410783052444458},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.41032978892326355},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37924233078956604},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3638773560523987},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.22921881079673767},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11741882562637329},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.0874113142490387}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.949894905090332},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7582332491874695},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.7524835467338562},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6629434823989868},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5809372067451477},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5718982815742493},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5248444080352783},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.5026726722717285},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.4316178858280182},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.4182652533054352},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.410783052444458},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.41032978892326355},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37924233078956604},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3638773560523987},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.22921881079673767},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11741882562637329},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0874113142490387},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/asap.2010.5540812","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2010.5540812","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ASAP 2010 - 21st IEEE International Conference on Application-specific Systems, Architectures and Processors","raw_type":"proceedings-article"},{"id":"pmh:oai:research.chalmers.se:123793","is_oa":false,"landing_page_url":"https://research.chalmers.se/en/publication/123793","pdf_url":null,"source":{"id":"https://openalex.org/S4306402469","display_name":"Chalmers Research (Chalmers University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I66862912","host_organization_name":"Chalmers University of Technology","host_organization_lineage":["https://openalex.org/I66862912"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1549652306","https://openalex.org/W1572747186","https://openalex.org/W1576501033","https://openalex.org/W1974402114","https://openalex.org/W2051172096","https://openalex.org/W2096865686","https://openalex.org/W2109710497","https://openalex.org/W2113612550","https://openalex.org/W2114025510","https://openalex.org/W2117105306","https://openalex.org/W2117995159","https://openalex.org/W2120505393","https://openalex.org/W2120734319","https://openalex.org/W2127292616","https://openalex.org/W2159742171","https://openalex.org/W2519134721","https://openalex.org/W4254944975","https://openalex.org/W6676920600"],"related_works":["https://openalex.org/W2120659218","https://openalex.org/W2099279072","https://openalex.org/W2114638731","https://openalex.org/W2088008790","https://openalex.org/W2130440712","https://openalex.org/W2224753180","https://openalex.org/W4244632015","https://openalex.org/W2051892263","https://openalex.org/W2069578061","https://openalex.org/W2171515050"],"abstract_inverted_index":{"The":[0],"design":[1,13,54,83],"of":[2,36,93,99,117],"an":[3,17],"embedded":[4],"processor":[5,122],"is":[6],"dependent":[7],"on":[8,89],"the":[9,46,50,53,66,90,94],"application":[10,18,37,47],"domain.":[11],"Traditionally,":[12],"solutions":[14],"specific":[15],"to":[16,49,69],"domain":[19,48],"have":[20],"been":[21],"available":[22],"in":[23,97],"three":[24],"forms:":[25],"VLIW-based":[26],"DSP":[27],"processors,":[28],"ASICs":[29],"and":[30,41,72,107,138],"FPGAs;":[31],"each":[32],"respectively":[33],"offering":[34],"generality":[35],"domain,":[38],"energy":[39,73,142],"efficiency":[40,74],"flexibility.":[42],"However,":[43],"while":[44],"matching":[45],"resources":[51],"needed,":[52],"space":[55,84],"becomes":[56],"huge.":[57],"We":[58],"present":[59],"FlexTools,":[60,126],"a":[61,87,114,118,133,144],"tool":[62],"framework":[63],"built":[64],"around":[65],"FlexCore":[67,95,121],"architecture":[68],"evaluate":[70],"performance":[71],"for":[75,82],"different":[76],"applications.":[77],"Here":[78],"we":[79],"demonstrate":[80],"FlexTools":[81],"exploration":[85],"with":[86,132],"focus":[88],"data-routing":[91],"flexibility":[92],"processor,":[96],"search":[98],"energy-efficient":[100],"interconnect":[101],"configurations":[102],"that":[103,113],"are":[104],"both":[105],"cycle-count":[106],"hardware":[108],"efficient.":[109],"Evaluation":[110],"results":[111],"suggest":[112],"well-optimized":[115],"instance":[116],"65-nm":[119],"multiplier-extended":[120],"datapath,":[123],"obtained":[124],"using":[125],"executes":[127],"nine":[128],"integer":[129],"EEMBC":[130],"benchmarks":[131],"15%":[134],"cycle":[135],"count":[136],"reduction":[137],"dissipates":[139],"17%":[140],"less":[141],"than":[143],"reference":[145],"MIPS":[146],"datapath.":[147]},"counts_by_year":[{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}