{"id":"https://openalex.org/W2168672058","doi":"https://doi.org/10.1109/asap.2008.4580191","title":"Lightweight DMA management mechanisms for multiprocessors on FPGA","display_name":"Lightweight DMA management mechanisms for multiprocessors on FPGA","publication_year":2008,"publication_date":"2008-07-01","ids":{"openalex":"https://openalex.org/W2168672058","doi":"https://doi.org/10.1109/asap.2008.4580191","mag":"2168672058"},"language":"en","primary_location":{"id":"doi:10.1109/asap.2008.4580191","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2008.4580191","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Application-Specific Systems, Architectures and Processors","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041853964","display_name":"Antonino Tumeo","orcid":"https://orcid.org/0000-0001-9452-120X"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Antonino Tumeo","raw_affiliation_strings":["Politecnico di Milano, DEI, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, DEI, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038294114","display_name":"Matteo Monchiero","orcid":null},"institutions":[{"id":"https://openalex.org/I1324840837","display_name":"Hewlett-Packard (United States)","ror":"https://ror.org/059rn9488","country_code":"US","type":"company","lineage":["https://openalex.org/I1324840837"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Matteo Monchiero","raw_affiliation_strings":["HP Laboratories, Palo Alto, USA"],"affiliations":[{"raw_affiliation_string":"HP Laboratories, Palo Alto, USA","institution_ids":["https://openalex.org/I1324840837"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077005193","display_name":"Gianluca Palermo","orcid":"https://orcid.org/0000-0001-7955-8012"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gianluca Palermo","raw_affiliation_strings":["Politecnico di Milano, DEI, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, DEI, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028565685","display_name":"Fabrizio Ferrandi","orcid":"https://orcid.org/0000-0003-0301-4419"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Fabrizio Ferrandi","raw_affiliation_strings":["Politecnico di Milano, DEI, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, DEI, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014181688","display_name":"Donatella Sciuto","orcid":"https://orcid.org/0000-0001-9030-6940"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Donatella Sciuto","raw_affiliation_strings":["Politecnico di Milano, DEI, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, DEI, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5041853964"],"corresponding_institution_ids":["https://openalex.org/I93860229"],"apc_list":null,"apc_paid":null,"fwci":1.3778,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.84933061,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"275","last_page":"280"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8405230045318604},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.6658121347427368},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6634805202484131},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6631836295127869},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.6473494172096252},{"id":"https://openalex.org/keywords/direct-memory-access","display_name":"Direct memory access","score":0.5243920683860779},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4460082948207855},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4195980131626129},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.41385188698768616},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3912578225135803},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.34545841813087463},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32847875356674194},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.11053234338760376}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8405230045318604},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.6658121347427368},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6634805202484131},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6631836295127869},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.6473494172096252},{"id":"https://openalex.org/C37724790","wikidata":"https://www.wikidata.org/wiki/Q210813","display_name":"Direct memory access","level":3,"score":0.5243920683860779},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4460082948207855},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4195980131626129},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.41385188698768616},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3912578225135803},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.34545841813087463},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32847875356674194},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.11053234338760376},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C2776175482","wikidata":"https://www.wikidata.org/wiki/Q1195816","display_name":"Transfer (computing)","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/asap.2008.4580191","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2008.4580191","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Application-Specific Systems, Architectures and Processors","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.625.8377","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.625.8377","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://home.deib.polimi.it/gpalermo/papers/ASAP08.pdf","raw_type":"text"},{"id":"pmh:oai:re.public.polimi.it:11311/543470","is_oa":false,"landing_page_url":"http://hdl.handle.net/11311/543470","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1890303118","https://openalex.org/W2059807497","https://openalex.org/W2095300648","https://openalex.org/W2114822644","https://openalex.org/W2122283876","https://openalex.org/W2131017602","https://openalex.org/W2135974246","https://openalex.org/W2137378081","https://openalex.org/W2149590159","https://openalex.org/W2164459948","https://openalex.org/W2188986601","https://openalex.org/W4241166746","https://openalex.org/W4246195803"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2355315220","https://openalex.org/W4200391368","https://openalex.org/W2210979487","https://openalex.org/W2074043759","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2084925448","https://openalex.org/W3159665428"],"abstract_inverted_index":{"This":[0,56],"paper":[1],"presents":[2],"a":[3,37,53,100,136],"multiprocessor":[4,63],"system":[5,30],"on":[6,45,65,76,95],"FPGA":[7,66],"that":[8],"adopts":[9],"Direct":[10],"Memory":[11],"Access":[12],"(DMA)":[13],"mechanisms":[14],"to":[15,51,59],"move":[16],"data":[17],"between":[18],"the":[19,23,49,61,71,87,96,125,130,133],"external":[20],"memory":[21,25],"and":[22,43,114,127,132],"local":[24],"of":[26,89,99,103,129],"each":[27],"processor.":[28],"The":[29],"integrates":[31],"all":[32],"standard":[33],"DMA":[34,73,82,110],"primitives":[35],"via":[36],"fast":[38],"Application":[39],"Programming":[40],"Interface":[41],"(API)":[42],"relies":[44],"interrupts":[46],"having":[47],"also":[48],"possibility":[50],"manage":[52],"command":[54],"list.":[55],"interface":[57],"allows":[58],"program":[60],"embedded":[62],"architecture":[64],"with":[67,80],"simple":[68],"DMAs":[69],"using":[70],"same":[72],"techniques":[74,112],"adopted":[75],"high":[77],"performance":[78,88],"multiprocessors":[79],"complex":[81],"controllers.":[83],"Several":[84],"experiments":[85],"demonstrate":[86],"our":[90,121],"solution,":[91],"allowing":[92],"57%":[93],"improvement":[94],"execution":[97],"time":[98],"selected":[101],"set":[102],"benchmarks.":[104],"We":[105],"furthermore":[106],"show":[107],"how":[108],"some":[109],"programming":[111],"(double":[113],"multi-buffering)":[115],"can":[116],"be":[117],"effectively":[118],"used":[119],"within":[120],"platform,":[122],"thus":[123],"easing":[124],"design":[126],"development":[128],"hardware":[131],"software":[134],"in":[135],"reconfigurable":[137],"DMA-based":[138],"environment.":[139]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}