{"id":"https://openalex.org/W2115862568","doi":"https://doi.org/10.1109/asap.2008.4580183","title":"New insights on Ling adders","display_name":"New insights on Ling adders","publication_year":2008,"publication_date":"2008-07-01","ids":{"openalex":"https://openalex.org/W2115862568","doi":"https://doi.org/10.1109/asap.2008.4580183","mag":"2115862568"},"language":"en","primary_location":{"id":"doi:10.1109/asap.2008.4580183","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2008.4580183","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Application-Specific Systems, Architectures and Processors","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069824101","display_name":"\u00c1lvaro V\u00e1zquez","orcid":"https://orcid.org/0000-0002-4719-8099"},"institutions":[{"id":"https://openalex.org/I200284239","display_name":"Universidade de Santiago de Compostela","ror":"https://ror.org/030eybx10","country_code":"ES","type":"education","lineage":["https://openalex.org/I200284239"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Alvaro Vazquez","raw_affiliation_strings":["Department of Electronic and Computer Science, University of Santiago de Compostela, Spain","Dept. of Electron. & Comput. Sci., Univ. of Santiago de Compostela, Santiago de Compostela"],"affiliations":[{"raw_affiliation_string":"Department of Electronic and Computer Science, University of Santiago de Compostela, Spain","institution_ids":["https://openalex.org/I200284239"]},{"raw_affiliation_string":"Dept. of Electron. & Comput. Sci., Univ. of Santiago de Compostela, Santiago de Compostela","institution_ids":["https://openalex.org/I200284239"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076815552","display_name":"E. Antelo","orcid":"https://orcid.org/0000-0003-3743-3689"},"institutions":[{"id":"https://openalex.org/I200284239","display_name":"Universidade de Santiago de Compostela","ror":"https://ror.org/030eybx10","country_code":"ES","type":"education","lineage":["https://openalex.org/I200284239"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Elisardo Antelo","raw_affiliation_strings":["Department of Electronic and Computer Science, University of Santiago de Compostela, Spain","Dept. of Electron. & Comput. Sci., Univ. of Santiago de Compostela, Santiago de Compostela"],"affiliations":[{"raw_affiliation_string":"Department of Electronic and Computer Science, University of Santiago de Compostela, Spain","institution_ids":["https://openalex.org/I200284239"]},{"raw_affiliation_string":"Dept. of Electron. & Comput. Sci., Univ. of Santiago de Compostela, Santiago de Compostela","institution_ids":["https://openalex.org/I200284239"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5069824101"],"corresponding_institution_ids":["https://openalex.org/I200284239"],"apc_list":null,"apc_paid":null,"fwci":0.9988,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.78430276,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"227","last_page":"232"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.9500662088394165},{"id":"https://openalex.org/keywords/prefix","display_name":"Prefix","score":0.8122278451919556},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.697213888168335},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.695106029510498},{"id":"https://openalex.org/keywords/carry-save-adder","display_name":"Carry-save adder","score":0.6097915172576904},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.5751658082008362},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5677863359451294},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5021533966064453},{"id":"https://openalex.org/keywords/point","display_name":"Point (geometry)","score":0.44725942611694336},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.22542577981948853},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11894917488098145},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.10562899708747864}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.9500662088394165},{"id":"https://openalex.org/C141603448","wikidata":"https://www.wikidata.org/wiki/Q134830","display_name":"Prefix","level":2,"score":0.8122278451919556},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.697213888168335},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.695106029510498},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.6097915172576904},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.5751658082008362},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5677863359451294},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5021533966064453},{"id":"https://openalex.org/C28719098","wikidata":"https://www.wikidata.org/wiki/Q44946","display_name":"Point (geometry)","level":2,"score":0.44725942611694336},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.22542577981948853},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11894917488098145},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.10562899708747864},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asap.2008.4580183","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2008.4580183","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Application-Specific Systems, Architectures and Processors","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4300000071525574}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1483875443","https://openalex.org/W1512375387","https://openalex.org/W1516249835","https://openalex.org/W1556050292","https://openalex.org/W1966686029","https://openalex.org/W2010482300","https://openalex.org/W2053325738","https://openalex.org/W2074224805","https://openalex.org/W2097414281","https://openalex.org/W2099512056","https://openalex.org/W2104733895","https://openalex.org/W2119047456","https://openalex.org/W2137075385","https://openalex.org/W2168848751","https://openalex.org/W2916844179","https://openalex.org/W6674532029"],"related_works":["https://openalex.org/W2489015823","https://openalex.org/W2516396101","https://openalex.org/W2186498568","https://openalex.org/W4295540194","https://openalex.org/W2129868416","https://openalex.org/W2015457513","https://openalex.org/W2364181090","https://openalex.org/W4255416339","https://openalex.org/W3196607417","https://openalex.org/W2013839957"],"abstract_inverted_index":{"Adders":[0],"are":[1],"critical":[2],"for":[3,88],"microprocessor":[4],"design.":[5],"Current":[6],"designs":[7],"use":[8,33,63,69],"variations":[9],"of":[10,24,34],"parallel":[11],"prefix":[12,39,59,80],"schemes.":[13],"A":[14],"method":[15],"introduced":[16],"by":[17],"Ling":[18,36,65,75],"[7]":[19],"may":[20],"improve":[21],"this":[22,49,70],"kind":[23],"adders.":[25],"However,":[26],"as":[27],"recent":[28],"research":[29],"publications":[30],"demonstrate,":[31],"the":[32,35,64,74],"scheme":[37,76],"in":[38,77],"adders":[40],"is":[41,83],"not":[42],"a":[43,78],"mature":[44],"and":[45],"clear":[46],"concept.":[47],"In":[48],"work":[50],"we":[51,68],"show":[52],"how":[53],"to":[54,62,72],"easily":[55],"extend":[56],"any":[57],"existing":[58],"adder":[60],"topology":[61],"method.":[66],"Moreover,":[67],"methodology":[71],"implement":[73],"flagged":[79],"adder,":[81],"which":[82],"an":[84],"interesting":[85],"building":[86],"block":[87],"floating":[89],"point":[90],"units.":[91]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}