{"id":"https://openalex.org/W2149757711","doi":"https://doi.org/10.1109/asap.2008.4580178","title":"A multi-FPGA application-specific architecture for accelerating a floating point Fourier Integral Operator","display_name":"A multi-FPGA application-specific architecture for accelerating a floating point Fourier Integral Operator","publication_year":2008,"publication_date":"2008-07-01","ids":{"openalex":"https://openalex.org/W2149757711","doi":"https://doi.org/10.1109/asap.2008.4580178","mag":"2149757711"},"language":"en","primary_location":{"id":"doi:10.1109/asap.2008.4580178","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2008.4580178","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Application-Specific Systems, Architectures and Processors","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100657722","display_name":"Jason Lee","orcid":"https://orcid.org/0000-0003-1604-1395"},"institutions":[{"id":"https://openalex.org/I18014758","display_name":"Simon Fraser University","ror":"https://ror.org/0213rcc28","country_code":"CA","type":"education","lineage":["https://openalex.org/I18014758"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Jason Lee","raw_affiliation_strings":["Applied Science, Simon Fraser University, Canada"],"affiliations":[{"raw_affiliation_string":"Applied Science, Simon Fraser University, Canada","institution_ids":["https://openalex.org/I18014758"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062627025","display_name":"Lesley Shannon","orcid":"https://orcid.org/0000-0002-7050-6184"},"institutions":[{"id":"https://openalex.org/I18014758","display_name":"Simon Fraser University","ror":"https://ror.org/0213rcc28","country_code":"CA","type":"education","lineage":["https://openalex.org/I18014758"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Lesley Shannon","raw_affiliation_strings":["Applied Science, Simon Fraser University, Canada"],"affiliations":[{"raw_affiliation_string":"Applied Science, Simon Fraser University, Canada","institution_ids":["https://openalex.org/I18014758"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113502196","display_name":"Matthew J. Yedlin","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Matthew J. Yedlin","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of British Columbia, BC, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, BC, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020756135","display_name":"Gary F. Margrav\u00e9","orcid":"https://orcid.org/0000-0003-2255-8120"},"institutions":[{"id":"https://openalex.org/I168635309","display_name":"University of Calgary","ror":"https://ror.org/03yjb2x39","country_code":"CA","type":"education","lineage":["https://openalex.org/I168635309"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Gary F. Margrave","raw_affiliation_strings":["Department of Geoscience, University of Calgary, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Geoscience, University of Calgary, Canada","institution_ids":["https://openalex.org/I168635309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100657722"],"corresponding_institution_ids":["https://openalex.org/I18014758"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.12842789,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"197","last_page":"202"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9925000071525574,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.80594801902771},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.7417960166931152},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7409422993659973},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.6998124122619629},{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.6918394565582275},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.6122057437896729},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.5395516753196716},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.49545300006866455},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4736569821834564},{"id":"https://openalex.org/keywords/operator","display_name":"Operator (biology)","score":0.45505860447883606},{"id":"https://openalex.org/keywords/point","display_name":"Point (geometry)","score":0.4489346444606781},{"id":"https://openalex.org/keywords/acceleration","display_name":"Acceleration","score":0.4446398913860321},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4271262288093567},{"id":"https://openalex.org/keywords/floating-point-unit","display_name":"Floating-point unit","score":0.42502039670944214},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4240309000015259},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.42295798659324646},{"id":"https://openalex.org/keywords/fixed-point-arithmetic","display_name":"Fixed-point arithmetic","score":0.41884106397628784},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.251448392868042},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11549440026283264},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10527703166007996}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.80594801902771},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.7417960166931152},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7409422993659973},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.6998124122619629},{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.6918394565582275},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.6122057437896729},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.5395516753196716},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.49545300006866455},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4736569821834564},{"id":"https://openalex.org/C17020691","wikidata":"https://www.wikidata.org/wiki/Q139677","display_name":"Operator (biology)","level":5,"score":0.45505860447883606},{"id":"https://openalex.org/C28719098","wikidata":"https://www.wikidata.org/wiki/Q44946","display_name":"Point (geometry)","level":2,"score":0.4489346444606781},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.4446398913860321},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4271262288093567},{"id":"https://openalex.org/C110305270","wikidata":"https://www.wikidata.org/wiki/Q733507","display_name":"Floating-point unit","level":3,"score":0.42502039670944214},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4240309000015259},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.42295798659324646},{"id":"https://openalex.org/C163973906","wikidata":"https://www.wikidata.org/wiki/Q649900","display_name":"Fixed-point arithmetic","level":3,"score":0.41884106397628784},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.251448392868042},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11549440026283264},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10527703166007996},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C74650414","wikidata":"https://www.wikidata.org/wiki/Q11397","display_name":"Classical mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C158448853","wikidata":"https://www.wikidata.org/wiki/Q425218","display_name":"Repressor","level":4,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C86339819","wikidata":"https://www.wikidata.org/wiki/Q407384","display_name":"Transcription factor","level":3,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/asap.2008.4580178","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2008.4580178","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Application-Specific Systems, Architectures and Processors","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.329.9282","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.329.9282","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www2.ensc.sfu.ca/~lshannon/file/jasons_final_asap_08.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","score":0.41999998688697815,"display_name":"Decent work and economic growth"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320310709","display_name":"CMC Microsystems","ror":"https://ror.org/03k70ea39"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1528618170","https://openalex.org/W1553214226","https://openalex.org/W1978507093","https://openalex.org/W2042776533","https://openalex.org/W2061171222","https://openalex.org/W2078814229","https://openalex.org/W2104427113","https://openalex.org/W2110704067","https://openalex.org/W2120978237","https://openalex.org/W2134728271","https://openalex.org/W2149518767","https://openalex.org/W2162585354","https://openalex.org/W2169039127"],"related_works":["https://openalex.org/W2062935593","https://openalex.org/W1935080020","https://openalex.org/W4383333895","https://openalex.org/W2943881302","https://openalex.org/W1969845814","https://openalex.org/W2152301037","https://openalex.org/W2735643038","https://openalex.org/W965527374","https://openalex.org/W1971065278","https://openalex.org/W1541534989"],"abstract_inverted_index":{"Many":[0],"complex":[1],"systems":[2],"require":[3,30],"the":[4,41,73,103,133,160],"use":[5],"of":[6,45,59,76,115],"floating":[7,21,61,96,116],"point":[8,22,35,62,97,117],"arithmetic":[9],"that":[10],"is":[11,51,136],"exceedingly":[12],"time":[13],"consuming":[14],"to":[15,37,40,48,55,101],"perform":[16],"on":[17,88,109,132,159],"personal":[18],"computers.":[19],"However,":[20],"operators":[23,36],"are":[24],"also":[25],"hardware":[26,74],"resource":[27],"intensive":[28],"and":[29,126,152],"longer":[31],"latencies":[32],"than":[33],"fixed":[34],"complete.":[38],"Due":[39],"reduced":[42],"logic":[43],"density":[44],"FPGAs":[46],"relative":[47],"ASICs,":[49],"it":[50],"often":[52],"only":[53],"possible":[54],"accelerate":[56],"a":[57,60,77,89,120,127,142,153],"portion":[58],"application":[63],"in":[64,85,106,145,157],"hardware.":[65],"This":[66],"paper":[67],"presents":[68],"an":[69,148],"application-specific":[70],"architecture":[71],"for":[72],"acceleration":[75],"complete":[78,128],"Fourier":[79,122],"Integral":[80],"Operator":[81],"(FIO)":[82],"kernel":[83,105],"used":[84],"seismic":[86],"imaging":[87],"multi-FPGA":[90],"platform.":[91,162],"The":[92,138],"design":[93],"utilizes":[94],"several":[95],"computing":[98],"elements":[99],"(CEs)":[100],"calculate":[102],"FIO":[104,129],"parallel":[107],"stages":[108],"multiple":[110],"FPGAs.":[111],"A":[112],"detailed":[113],"study":[114],"CEs,":[118],"including":[119],"Fast":[121],"Transform":[123],"(FFT)":[124],"CE,":[125],"prototype":[130,139],"implementation":[131,140],"BEE2":[134],"platform":[135],"described.":[137],"has":[141],"12.4x":[143],"increase":[144,156],"throughput":[146,158],"over":[147],"optimized":[149],"software":[150],"implementation,":[151],"predicted":[154],"15.8x":[155],"BEE3":[161]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}