{"id":"https://openalex.org/W2144579659","doi":"https://doi.org/10.1109/asap.2008.4580176","title":"FPGA based singular value decomposition for image processing applications","display_name":"FPGA based singular value decomposition for image processing applications","publication_year":2008,"publication_date":"2008-07-01","ids":{"openalex":"https://openalex.org/W2144579659","doi":"https://doi.org/10.1109/asap.2008.4580176","mag":"2144579659"},"language":"en","primary_location":{"id":"doi:10.1109/asap.2008.4580176","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2008.4580176","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Application-Specific Systems, Architectures and Processors","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102157188","display_name":"Masih Rahmati","orcid":null},"institutions":[{"id":"https://openalex.org/I170013655","display_name":"Isfahan University of Technology","ror":"https://ror.org/00af3sa43","country_code":"IR","type":"education","lineage":["https://openalex.org/I170013655"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Masih Rahmati","raw_affiliation_strings":["Isfahan Mathematics House, Isfahan University of Technology, Iran","Isfahan University of Technology Isfahan"],"affiliations":[{"raw_affiliation_string":"Isfahan Mathematics House, Isfahan University of Technology, Iran","institution_ids":["https://openalex.org/I170013655"]},{"raw_affiliation_string":"Isfahan University of Technology Isfahan","institution_ids":["https://openalex.org/I170013655"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003062323","display_name":"Mohammad Sadegh Sadri","orcid":null},"institutions":[{"id":"https://openalex.org/I170013655","display_name":"Isfahan University of Technology","ror":"https://ror.org/00af3sa43","country_code":"IR","type":"education","lineage":["https://openalex.org/I170013655"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Mohammad Sadegh Sadri","raw_affiliation_strings":["Isfahan Mathematics House, Isfahan University of Technology, Iran","Isfahan University of Technology Isfahan"],"affiliations":[{"raw_affiliation_string":"Isfahan Mathematics House, Isfahan University of Technology, Iran","institution_ids":["https://openalex.org/I170013655"]},{"raw_affiliation_string":"Isfahan University of Technology Isfahan","institution_ids":["https://openalex.org/I170013655"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5096840962","display_name":"Mehdi Ataei Naeini","orcid":null},"institutions":[{"id":"https://openalex.org/I170013655","display_name":"Isfahan University of Technology","ror":"https://ror.org/00af3sa43","country_code":"IR","type":"education","lineage":["https://openalex.org/I170013655"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Mehdi Ataei Naeini","raw_affiliation_strings":["Isfahan Mathematics House, Isfahan University of Technology, Iran","Isfahan University of Technology Isfahan"],"affiliations":[{"raw_affiliation_string":"Isfahan Mathematics House, Isfahan University of Technology, Iran","institution_ids":["https://openalex.org/I170013655"]},{"raw_affiliation_string":"Isfahan University of Technology Isfahan","institution_ids":["https://openalex.org/I170013655"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5102157188"],"corresponding_institution_ids":["https://openalex.org/I170013655"],"apc_list":null,"apc_paid":null,"fwci":2.0026,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.8739042,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9922000169754028,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8877288103103638},{"id":"https://openalex.org/keywords/singular-value-decomposition","display_name":"Singular value decomposition","score":0.8291324973106384},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7352651357650757},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.667658269405365},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.6040823459625244},{"id":"https://openalex.org/keywords/decomposition","display_name":"Decomposition","score":0.5995819568634033},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.5468950867652893},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.540704071521759},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5308055877685547},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.4869876801967621},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3569125533103943},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32841628789901733},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.25214749574661255},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2258586883544922},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12476828694343567},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.06194135546684265}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8877288103103638},{"id":"https://openalex.org/C22789450","wikidata":"https://www.wikidata.org/wiki/Q420904","display_name":"Singular value decomposition","level":2,"score":0.8291324973106384},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7352651357650757},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.667658269405365},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.6040823459625244},{"id":"https://openalex.org/C124681953","wikidata":"https://www.wikidata.org/wiki/Q339062","display_name":"Decomposition","level":2,"score":0.5995819568634033},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.5468950867652893},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.540704071521759},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5308055877685547},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.4869876801967621},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3569125533103943},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32841628789901733},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.25214749574661255},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2258586883544922},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12476828694343567},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.06194135546684265},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asap.2008.4580176","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2008.4580176","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Application-Specific Systems, Architectures and Processors","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5099999904632568}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1554369651","https://openalex.org/W2010648277","https://openalex.org/W2023467209","https://openalex.org/W2045410079","https://openalex.org/W2104629236","https://openalex.org/W2110458413","https://openalex.org/W2116551122","https://openalex.org/W2117391305","https://openalex.org/W2164406250","https://openalex.org/W6683969000"],"related_works":["https://openalex.org/W2120447654","https://openalex.org/W2977179488","https://openalex.org/W2144453115","https://openalex.org/W2128223750","https://openalex.org/W4238532390","https://openalex.org/W2188872161","https://openalex.org/W2002978035","https://openalex.org/W2961779879","https://openalex.org/W797688974","https://openalex.org/W2209382646"],"abstract_inverted_index":{"During":[0],"last":[1],"decades,":[2],"singular":[3],"value":[4],"decomposition":[5],"has":[6],"been":[7],"widely":[8],"used":[9],"in":[10,37,71],"different":[11],"fields":[12],"of":[13,29,33,43],"engineering":[14],"and":[15,22,54],"science.":[16],"This":[17],"makes":[18],"SVD":[19,34],"calculation":[20],"algorithms":[21],"its":[23],"feasible":[24],"implementations,":[25],"an":[26],"attractive":[27],"area":[28],"research.":[30],"FPGA":[31,59],"implementation":[32],"is":[35],"addressed":[36],"some":[38],"past":[39],"publications,":[40],"however,":[41],"appearance":[42],"new":[44,58],"primary":[45],"elements":[46],"such":[47,61],"as":[48,62],"dedicated":[49],"hardware":[50],"multipliers,":[51],"block":[52],"memories":[53],"CPU":[55],"cores":[56],"inside":[57],"products,":[60],"Xilinx":[63],"Virtex-4,":[64],"made":[65],"it":[66],"possible":[67],"to":[68],"use":[69],"them":[70],"more":[72],"complicated":[73],"computation":[74],"tasks.":[75]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}