{"id":"https://openalex.org/W2132997358","doi":"https://doi.org/10.1109/asap.2008.4580165","title":"Dynamically reconfigurable regular expression matching architecture","display_name":"Dynamically reconfigurable regular expression matching architecture","publication_year":2008,"publication_date":"2008-07-01","ids":{"openalex":"https://openalex.org/W2132997358","doi":"https://doi.org/10.1109/asap.2008.4580165","mag":"2132997358"},"language":"en","primary_location":{"id":"doi:10.1109/asap.2008.4580165","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2008.4580165","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Application-Specific Systems, Architectures and Processors","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014084993","display_name":"J. Divyasree","orcid":null},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"J. Divyasree","raw_affiliation_strings":["Indian Institute of Science, Bangalore, Karnataka, IN","[Centre for Electron. Design & Technol., Indian Inst. of Sci., Bangalore]"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Science, Bangalore, Karnataka, IN","institution_ids":["https://openalex.org/I59270414"]},{"raw_affiliation_string":"[Centre for Electron. Design & Technol., Indian Inst. of Sci., Bangalore]","institution_ids":["https://openalex.org/I59270414"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110234025","display_name":"Harshitha M. Rajashekar","orcid":null},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"H. Rajashekar","raw_affiliation_strings":["Indian Institute of Science, Bangalore, Karnataka, IN","[Centre for Electron. Design & Technol., Indian Inst. of Sci., Bangalore]"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Science, Bangalore, Karnataka, IN","institution_ids":["https://openalex.org/I59270414"]},{"raw_affiliation_string":"[Centre for Electron. Design & Technol., Indian Inst. of Sci., Bangalore]","institution_ids":["https://openalex.org/I59270414"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069912726","display_name":"Kuruvilla Varghese","orcid":"https://orcid.org/0000-0002-2398-4255"},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Kuruvilla Varghese","raw_affiliation_strings":["Centre for Electronic Design and Technology, Indian Institute of Science, Bangalore, India","[Centre for Electron. Design & Technol., Indian Inst. of Sci., Bangalore]"],"affiliations":[{"raw_affiliation_string":"Centre for Electronic Design and Technology, Indian Institute of Science, Bangalore, India","institution_ids":["https://openalex.org/I59270414"]},{"raw_affiliation_string":"[Centre for Electron. Design & Technol., Indian Inst. of Sci., Bangalore]","institution_ids":["https://openalex.org/I59270414"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5014084993"],"corresponding_institution_ids":["https://openalex.org/I59270414"],"apc_list":null,"apc_paid":null,"fwci":2.4175,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.89952406,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"120","last_page":"125"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9782000184059143,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9771999716758728,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/regular-expression","display_name":"Regular expression","score":0.9047305583953857},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.79493647813797},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6786824464797974},{"id":"https://openalex.org/keywords/expression","display_name":"Expression (computer science)","score":0.658287525177002},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.552568256855011},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.5292251110076904},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5245890021324158},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5058224201202393},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5015323162078857},{"id":"https://openalex.org/keywords/pattern-matching","display_name":"Pattern matching","score":0.46668681502342224},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.45069557428359985},{"id":"https://openalex.org/keywords/automaton","display_name":"Automaton","score":0.4501292407512665},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.42489689588546753},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.41707438230514526},{"id":"https://openalex.org/keywords/string","display_name":"String (physics)","score":0.41505351662635803},{"id":"https://openalex.org/keywords/matching","display_name":"Matching (statistics)","score":0.41461390256881714},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4024423360824585},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33331334590911865},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.30986350774765015},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13670998811721802},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08787888288497925},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.08586198091506958}],"concepts":[{"id":"https://openalex.org/C121329065","wikidata":"https://www.wikidata.org/wiki/Q185612","display_name":"Regular expression","level":2,"score":0.9047305583953857},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.79493647813797},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6786824464797974},{"id":"https://openalex.org/C90559484","wikidata":"https://www.wikidata.org/wiki/Q778379","display_name":"Expression (computer science)","level":2,"score":0.658287525177002},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.552568256855011},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.5292251110076904},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5245890021324158},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5058224201202393},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5015323162078857},{"id":"https://openalex.org/C68859911","wikidata":"https://www.wikidata.org/wiki/Q1503724","display_name":"Pattern matching","level":2,"score":0.46668681502342224},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.45069557428359985},{"id":"https://openalex.org/C112505250","wikidata":"https://www.wikidata.org/wiki/Q787116","display_name":"Automaton","level":2,"score":0.4501292407512665},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.42489689588546753},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.41707438230514526},{"id":"https://openalex.org/C157486923","wikidata":"https://www.wikidata.org/wiki/Q1376436","display_name":"String (physics)","level":2,"score":0.41505351662635803},{"id":"https://openalex.org/C165064840","wikidata":"https://www.wikidata.org/wiki/Q1321061","display_name":"Matching (statistics)","level":2,"score":0.41461390256881714},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4024423360824585},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33331334590911865},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.30986350774765015},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13670998811721802},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08787888288497925},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.08586198091506958},{"id":"https://openalex.org/C37914503","wikidata":"https://www.wikidata.org/wiki/Q156495","display_name":"Mathematical physics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/asap.2008.4580165","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2008.4580165","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Application-Specific Systems, Architectures and Processors","raw_type":"proceedings-article"},{"id":"pmh:oai:eprints.iisc.ac.in:40647","is_oa":false,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4377196309","display_name":"NOT FOUND REPOSITORY (Indian Institute of Science Bangalore)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I59270414","host_organization_name":"Indian Institute of Science Bangalore","host_organization_lineage":["https://openalex.org/I59270414"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"Conference Paper"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.47999998927116394}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1707172707","https://openalex.org/W1891233321","https://openalex.org/W1960511147","https://openalex.org/W1982779647","https://openalex.org/W2079329309","https://openalex.org/W2096474000","https://openalex.org/W2153102141","https://openalex.org/W6637452973"],"related_works":["https://openalex.org/W146887057","https://openalex.org/W2391435730","https://openalex.org/W2381282135","https://openalex.org/W2384030275","https://openalex.org/W4242459863","https://openalex.org/W1774017438","https://openalex.org/W127357700","https://openalex.org/W2146605784","https://openalex.org/W2123199373","https://openalex.org/W1480528870"],"abstract_inverted_index":{"Regular":[0],"Expressions":[1],"are":[2],"generic":[3,53,75,85,143],"representations":[4],"for":[5,82,110],"a":[6,9,19,31,50,71,80,121,133],"string":[7],"or":[8],"collection":[10],"of":[11,18,65,74,107,123,135],"strings.":[12],"This":[13,62],"paper":[14],"focuses":[15],"on":[16,24,145],"implementation":[17,36],"regular":[20,39,59,67,90,112,117,129],"expression":[21,40,60,68,91,113,118,130],"matching":[22],"architecture":[23],"reconfigurable":[25,52,128],"fabric":[26],"like":[27],"FPGA.":[28,148],"We":[29,47],"present":[30],"Non-deterministic":[32],"Finite":[33],"Automata":[34],"based":[35],"with":[37],"extended":[38],"syntax":[41],"set":[42],"compared":[43],"to":[44,87,102],"previous":[45],"approaches.":[46],"also":[48],"describe":[49],"dynamically":[51,127],"block":[54,144],"that":[55],"implements":[56],"the":[57,66,84,89,104,108],"supported":[58],"syntax.":[61],"enables":[63],"formation":[64],"hardware":[69,109],"by":[70],"simple":[72],"cascade":[73],"blocks":[76,86],"as":[77,79],"well":[78],"possibility":[81],"reconfiguring":[83],"change":[88],"being":[92],"matched.":[93],"Further,":[94],"we":[95],"have":[96],"developed":[97],"an":[98],"HDL":[99],"code":[100],"generator":[101],"obtain":[103],"VHDL":[105],"description":[106],"any":[111],"set.":[114],"Our":[115,126],"optimized":[116],"engine":[119,131],"achieves":[120,132],"throughput":[122,134],"2.45":[124],"Gbps.":[125],"0.8":[136],"Gbps":[137],"using":[138],"12":[139],"FPGA":[140],"slices":[141],"per":[142],"Xilinx":[146],"Virtex2Pro":[147]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}