{"id":"https://openalex.org/W2104427113","doi":"https://doi.org/10.1109/asap.2008.4580156","title":"Extending the SIMPPL SoC architectural framework to support application-specific architectures on multi-FPGA platforms","display_name":"Extending the SIMPPL SoC architectural framework to support application-specific architectures on multi-FPGA platforms","publication_year":2008,"publication_date":"2008-07-01","ids":{"openalex":"https://openalex.org/W2104427113","doi":"https://doi.org/10.1109/asap.2008.4580156","mag":"2104427113"},"language":"en","primary_location":{"id":"doi:10.1109/asap.2008.4580156","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2008.4580156","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Application-Specific Systems, Architectures and Processors","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006415013","display_name":"David Dickin","orcid":null},"institutions":[{"id":"https://openalex.org/I18014758","display_name":"Simon Fraser University","ror":"https://ror.org/0213rcc28","country_code":"CA","type":"education","lineage":["https://openalex.org/I18014758"]},{"id":"https://openalex.org/I2802647910","display_name":"Burnaby Hospital","ror":"https://ror.org/00z6pvt32","country_code":"CA","type":"healthcare","lineage":["https://openalex.org/I2802647910"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"David Dickin","raw_affiliation_strings":["School of Engineering Science, Applied Sciences, SFU, Burnaby, BC, Canada","Sch. of Eng. Sci., SFU, Burnaby, BC"],"affiliations":[{"raw_affiliation_string":"School of Engineering Science, Applied Sciences, SFU, Burnaby, BC, Canada","institution_ids":["https://openalex.org/I2802647910","https://openalex.org/I18014758"]},{"raw_affiliation_string":"Sch. of Eng. Sci., SFU, Burnaby, BC","institution_ids":["https://openalex.org/I18014758"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062627025","display_name":"Lesley Shannon","orcid":"https://orcid.org/0000-0002-7050-6184"},"institutions":[{"id":"https://openalex.org/I18014758","display_name":"Simon Fraser University","ror":"https://ror.org/0213rcc28","country_code":"CA","type":"education","lineage":["https://openalex.org/I18014758"]},{"id":"https://openalex.org/I2802647910","display_name":"Burnaby Hospital","ror":"https://ror.org/00z6pvt32","country_code":"CA","type":"healthcare","lineage":["https://openalex.org/I2802647910"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Lesley Shannon","raw_affiliation_strings":["School of Engineering Science, Applied Sciences, SFU, Burnaby, BC, Canada","Sch. of Eng. Sci., SFU, Burnaby, BC"],"affiliations":[{"raw_affiliation_string":"School of Engineering Science, Applied Sciences, SFU, Burnaby, BC, Canada","institution_ids":["https://openalex.org/I2802647910","https://openalex.org/I18014758"]},{"raw_affiliation_string":"Sch. of Eng. Sci., SFU, Burnaby, BC","institution_ids":["https://openalex.org/I18014758"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5006415013"],"corresponding_institution_ids":["https://openalex.org/I18014758","https://openalex.org/I2802647910"],"apc_list":null,"apc_paid":null,"fwci":0.3466,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.68674042,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"67","last_page":"72"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8600185513496399},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7099223732948303},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.704424262046814},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6487771272659302},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.571946382522583},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5382826328277588},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.5237419605255127},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.48742392659187317},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.47408950328826904},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.4347212016582489},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.42807114124298096}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8600185513496399},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7099223732948303},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.704424262046814},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6487771272659302},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.571946382522583},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5382826328277588},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.5237419605255127},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.48742392659187317},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.47408950328826904},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.4347212016582489},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.42807114124298096},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asap.2008.4580156","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2008.4580156","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Application-Specific Systems, Architectures and Processors","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W13759931","https://openalex.org/W1931987324","https://openalex.org/W1978507093","https://openalex.org/W2025719965","https://openalex.org/W2042776533","https://openalex.org/W2084562224","https://openalex.org/W2113005678","https://openalex.org/W2127780907","https://openalex.org/W2130563646","https://openalex.org/W2131200199","https://openalex.org/W3150878027","https://openalex.org/W6640307903","https://openalex.org/W6793512576"],"related_works":["https://openalex.org/W2007173547","https://openalex.org/W2997602288","https://openalex.org/W2152649261","https://openalex.org/W200899231","https://openalex.org/W2356927082","https://openalex.org/W2905116260","https://openalex.org/W2382673458","https://openalex.org/W3162338610","https://openalex.org/W2362011796","https://openalex.org/W2984236338"],"abstract_inverted_index":{"Process":[0],"technology":[1],"has":[2],"reduced":[3],"in":[4,39],"size":[5],"such":[6,43,59],"that":[7,44,97],"it":[8],"is":[9,55],"possible":[10],"to":[11,70,83,104,120],"implement":[12],"complete":[13],"application-specific":[14,21,89,135],"architectures":[15],"as":[16,60,125],"systems-on-chip":[17],"(SoCs)":[18],"using":[19],"both":[20],"integrated":[22],"circuits":[23],"(ASICs)":[24],"and":[25,80,131],"field":[26],"programmable":[27],"gate":[28],"arrays":[29],"(FPGAs).":[30],"However,":[31],"the":[32,72,99],"reconfigurable":[33,129],"nature":[34],"of":[35],"an":[36],"FPGA":[37],"results":[38],"lower":[40],"logic":[41],"density,":[42],"large,":[45],"complex":[46],"applications":[47],"require":[48],"multi-FPGA":[49,123],"implementation":[50],"platforms.":[51],"Although":[52],"designing":[53],"SoCs":[54],"challenging,":[56],"SoC":[57,101],"models":[58],"systems":[61,108],"integrating":[62],"modules":[63],"with":[64],"predefined":[65],"physical":[66,78],"links":[67],"(SIMPPL)":[68],"exist":[69],"facilitate":[71],"design":[73],"process.":[74],"SIMPPL":[75,100,113],"leverages":[76],"defined":[77],"interfaces":[79],"communication":[81],"protocols":[82],"enable":[84],"rapid":[85],"system-level":[86],"integration":[87],"for":[88,107],"architectures.":[90],"This":[91],"paper":[92],"presents":[93],"a":[94,122,126],"ldquoSIMPPL":[95],"repeaterrdquo":[96],"enables":[98],"architectural":[102],"framework":[103],"be":[105],"used":[106],"spanning":[109],"multiple":[110],"FPGAs.":[111],"The":[112],"repeater":[114],"abstracts":[115],"inter-chip":[116],"communication,":[117],"allowing":[118],"designers":[119],"treat":[121],"platform":[124],"single":[127],"large":[128],"fabric":[130],"focus":[132],"on":[133],"their":[134],"architecture.":[136]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}