{"id":"https://openalex.org/W2134283378","doi":"https://doi.org/10.1109/asap.2007.4459292","title":"A 2-Dimension Force-Directed Scheduling Algorithm for Register-File-Connectivity Clustered VLIW Architecture","display_name":"A 2-Dimension Force-Directed Scheduling Algorithm for Register-File-Connectivity Clustered VLIW Architecture","publication_year":2007,"publication_date":"2007-07-01","ids":{"openalex":"https://openalex.org/W2134283378","doi":"https://doi.org/10.1109/asap.2007.4459292","mag":"2134283378"},"language":"en","primary_location":{"id":"doi:10.1109/asap.2007.4459292","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2007.4459292","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Conf. on Application-specific Systems, Architectures and Processors (ASAP)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026906168","display_name":"Zhixiong Zhou","orcid":"https://orcid.org/0000-0003-3369-1429"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Zhixiong Zhou","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China","[Tsinghua University, Beijing]"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089","https://openalex.org/I4210119392"]},{"raw_affiliation_string":"[Tsinghua University, Beijing]","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101553403","display_name":"Hu He","orcid":"https://orcid.org/0000-0003-3239-430X"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hu He","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China","[Tsinghua University, Beijing]"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089","https://openalex.org/I4210119392"]},{"raw_affiliation_string":"[Tsinghua University, Beijing]","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101502979","display_name":"Yanjun Zhang","orcid":"https://orcid.org/0000-0003-3095-625X"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yanjun Zhang","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China","[Tsinghua University, Beijing]"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089","https://openalex.org/I4210119392"]},{"raw_affiliation_string":"[Tsinghua University, Beijing]","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100296381","display_name":"Yihe Sun","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yihe Sun","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China","[Tsinghua University, Beijing]"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089","https://openalex.org/I4210119392"]},{"raw_affiliation_string":"[Tsinghua University, Beijing]","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5107943015","display_name":"A. Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I5681781","display_name":"University of Adelaide","ror":"https://ror.org/00892tw58","country_code":"AU","type":"education","lineage":["https://openalex.org/I5681781"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Adriel Chen","raw_affiliation_strings":["School of Electrical Engineering, University of Adelaide, Adelaide, SA, Australia","School of Electrical Engineering, The University of Adelaide, Adelaide, SA, Australia, 5005, acheng@eleceng.adelaide.edu.au"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, University of Adelaide, Adelaide, SA, Australia","institution_ids":["https://openalex.org/I5681781"]},{"raw_affiliation_string":"School of Electrical Engineering, The University of Adelaide, Adelaide, SA, Australia, 5005, acheng@eleceng.adelaide.edu.au","institution_ids":["https://openalex.org/I5681781"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5026906168"],"corresponding_institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":1.2666,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.81668158,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"371","last_page":"376"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.9418100118637085},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.8934553265571594},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8818802237510681},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7114173769950867},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.60430908203125},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5232778191566467},{"id":"https://openalex.org/keywords/register-allocation","display_name":"Register allocation","score":0.5091561675071716},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4186214804649353},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.23694857954978943},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14007261395454407},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.11030688881874084}],"concepts":[{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.9418100118637085},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.8934553265571594},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8818802237510681},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7114173769950867},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.60430908203125},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5232778191566467},{"id":"https://openalex.org/C128916667","wikidata":"https://www.wikidata.org/wiki/Q1343660","display_name":"Register allocation","level":3,"score":0.5091561675071716},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4186214804649353},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.23694857954978943},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14007261395454407},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.11030688881874084},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asap.2007.4459292","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2007.4459292","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Conf. on Application-specific Systems, Architectures and Processors (ASAP)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6299999952316284,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1415276956","https://openalex.org/W2040167141","https://openalex.org/W2087256755","https://openalex.org/W2112324761","https://openalex.org/W2131929304","https://openalex.org/W2148051985","https://openalex.org/W2156417149","https://openalex.org/W4242172296","https://openalex.org/W4246289115","https://openalex.org/W6682005402","https://openalex.org/W6683259637","https://openalex.org/W6767428660"],"related_works":["https://openalex.org/W2059502833","https://openalex.org/W2097051108","https://openalex.org/W2111377238","https://openalex.org/W1967889241","https://openalex.org/W4253933660","https://openalex.org/W1942542608","https://openalex.org/W2581286023","https://openalex.org/W2054117411","https://openalex.org/W3022819336","https://openalex.org/W2357256492"],"abstract_inverted_index":{"Very":[0],"long":[1],"instruction":[2],"word":[3],"(VLIW)":[4],"processors":[5],"are":[6],"generally":[7],"implemented":[8],"as":[9],"clustered":[10,29,64,133],"architectures":[11,30],"in":[12,68],"order":[13],"to":[14,36,55,76,112],"reduce":[15,116],"delay,":[16],"area":[17],"and":[18,39,87,115,120],"power":[19],"when":[20,135],"function":[21],"units":[22],"increase.":[23],"However,":[24],"a":[25,61,70,97],"side":[26],"effect":[27],"of":[28,118],"is":[31,74],"processor":[32],"performance":[33],"degradation,":[34],"due":[35],"additional":[37],"latency":[38,86],"copy":[40,88],"operations":[41,89],"from":[42],"data":[43,78],"transfers":[44],"between":[45,79],"these":[46],"clusters.":[47,80],"Therefore,":[48],"appropriate":[49],"scheduling":[50,98,130],"algorithms":[51,131],"must":[52],"be":[53,91],"applied":[54],"overcome":[56],"this.":[57],"This":[58],"paper":[59,95],"presents":[60,96],"new":[62],"register-file-connectivity":[63],"VLIW":[65,134],"(RFCC-VLIW)":[66],"architecture,":[67],"which":[69],"global":[71,83,121],"register":[72,84],"file":[73],"used":[75],"transfer":[77],"Using":[81],"the":[82,94,101],"file,":[85],"can":[90,108],"eliminated.":[92],"Additionally,":[93],"algorithm":[99,107,127],"for":[100,132],"RFCC-VLIW":[102,138],"architecture.":[103],"The":[104],"two-dimension":[105],"force-directed":[106],"assign":[109],"instructions":[110],"evenly":[111],"all":[113],"clusters":[114],"usage":[117],"ports":[119],"registers.":[122],"Experimental":[123],"results":[124],"show":[125],"our":[126],"outperforms":[128],"other":[129],"targeted":[136],"toward":[137],"architectures.":[139]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}