{"id":"https://openalex.org/W2118513522","doi":"https://doi.org/10.1109/asap.2007.4459291","title":"Methodology and Toolset for ASIP Design and Development Targeting Cryptography-Based Applications","display_name":"Methodology and Toolset for ASIP Design and Development Targeting Cryptography-Based Applications","publication_year":2007,"publication_date":"2007-07-01","ids":{"openalex":"https://openalex.org/W2118513522","doi":"https://doi.org/10.1109/asap.2007.4459291","mag":"2118513522"},"language":"en","primary_location":{"id":"doi:10.1109/asap.2007.4459291","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2007.4459291","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Conf. on Application-specific Systems, Architectures and Processors (ASAP)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035600611","display_name":"David R. Montgomery","orcid":"https://orcid.org/0000-0002-9435-6803"},"institutions":[{"id":"https://openalex.org/I138006243","display_name":"University of Arizona","ror":"https://ror.org/03m2x1q45","country_code":"US","type":"education","lineage":["https://openalex.org/I138006243"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Montgomery","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Arizona Tucson, USA","University of Arizona , Tucson#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Arizona Tucson, USA","institution_ids":["https://openalex.org/I138006243"]},{"raw_affiliation_string":"University of Arizona , Tucson#TAB#","institution_ids":["https://openalex.org/I138006243"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080974820","display_name":"Ali Akoglu","orcid":"https://orcid.org/0000-0001-7982-8991"},"institutions":[{"id":"https://openalex.org/I138006243","display_name":"University of Arizona","ror":"https://ror.org/03m2x1q45","country_code":"US","type":"education","lineage":["https://openalex.org/I138006243"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ali Akoglu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Arizona Tucson, USA","University of Arizona , Tucson#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Arizona Tucson, USA","institution_ids":["https://openalex.org/I138006243"]},{"raw_affiliation_string":"University of Arizona , Tucson#TAB#","institution_ids":["https://openalex.org/I138006243"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I138006243"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"11","issue":null,"first_page":"365","last_page":"370"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8971706628799438},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.7786027789115906},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5204198956489563},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5146976113319397},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"Instruction-level parallelism","score":0.49426722526550293},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.44286802411079407},{"id":"https://openalex.org/keywords/instructions-per-cycle","display_name":"Instructions per cycle","score":0.43893951177597046},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.43625378608703613},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.41464075446128845},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4029316306114197},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2907206416130066},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.24905768036842346},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.2427169382572174},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.20002976059913635},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.13743078708648682}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8971706628799438},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.7786027789115906},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5204198956489563},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5146976113319397},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.49426722526550293},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.44286802411079407},{"id":"https://openalex.org/C156972235","wikidata":"https://www.wikidata.org/wiki/Q1443434","display_name":"Instructions per cycle","level":3,"score":0.43893951177597046},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.43625378608703613},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.41464075446128845},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4029316306114197},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2907206416130066},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.24905768036842346},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.2427169382572174},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.20002976059913635},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.13743078708648682},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asap.2007.4459291","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2007.4459291","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Conf. on Application-specific Systems, Architectures and Processors (ASAP)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1966848517","https://openalex.org/W1974169079","https://openalex.org/W2022341273","https://openalex.org/W2037078217","https://openalex.org/W2098129944","https://openalex.org/W2111488604","https://openalex.org/W2142490124","https://openalex.org/W2171697422","https://openalex.org/W6660009988"],"related_works":["https://openalex.org/W2164026451","https://openalex.org/W2062172248","https://openalex.org/W3087838380","https://openalex.org/W2611818882","https://openalex.org/W2806352516","https://openalex.org/W2148099609","https://openalex.org/W2055295456","https://openalex.org/W2084767355","https://openalex.org/W2176959691","https://openalex.org/W3143191405"],"abstract_inverted_index":{"Network":[0],"processors":[1],"utilizing":[2],"general-purpose":[3,76,95],"instruction-set":[4],"architectures":[5],"(ISA)":[6],"limit":[7],"network":[8],"throughput":[9],"due":[10],"to":[11,135,153],"latency":[12],"incurred":[13],"from":[14],"cryptography":[15],"and":[16,22,47,54],"hashing":[17],"applications":[18,40],"(AES,":[19],"DES,":[20],"MD5,":[21],"SHA).":[23],"This":[24],"paper":[25],"presents":[26],"a":[27,59,72,82,88],"methodology":[28],"using":[29],"computer-aided":[30],"design,":[31],"for":[32,87,116],"development":[33],"of":[34,61,75,137],"high-performance":[35,104],"application-specific":[36],"instruction-sets":[37],"(ASIP)":[38],"targeting":[39],"saturated":[41],"in":[42,69,120],"repetitive":[43],"sequential":[44],"bitwise":[45],"operations":[46],"data-flow":[48],"dependencies,":[49],"thus":[50],"exposing":[51],"both":[52],"fine":[53],"coarse":[55],"grain":[56],"parallelism":[57],"through":[58,146],"set":[60,74,106],"recurring":[62],"pattern":[63],"extraction":[64],"tools.":[65],"These":[66],"specific":[67],"instructions,":[68,77],"conjunction":[70],"with":[71,93,127,151],"minimal":[73],"are":[78],"then":[79],"incorporated":[80],"into":[81],"simplistic,":[83],"single-cycle":[84],"CPU":[85,91],"architecture,":[86],"comparison":[89],"(in":[90],"cycles)":[92],"common":[94],"instruction":[96,105],"latencies":[97],"(Intel":[98],"P4).":[99],"We":[100],"show":[101,132],"that":[102,133],"the":[103,110,114,123,138,143,147],"derived,":[107],"based":[108],"on":[109],"proposed":[111],"methodology,":[112],"has":[113],"potential":[115],"facilitating":[117],"dramatic":[118],"improvements":[119],"performance":[121],"(over":[122],"software":[124],"kernel":[125],"implementation)":[126],"substantially":[128],"increased":[129],"throughput.":[130],"Results":[131],"up":[134,152],"93%":[136],"code":[139],"is":[140],"utilized":[141],"by":[142],"instructions":[144],"derived":[145],"developed":[148],"toolset":[149],"resulting":[150],"2.":[154],"7times":[155],"cycle":[156],"time":[157],"improvement.":[158]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}