{"id":"https://openalex.org/W2029524744","doi":"https://doi.org/10.1109/asap.2007.4429999","title":"Two-level tiling for MPSoC architecture","display_name":"Two-level tiling for MPSoC architecture","publication_year":2007,"publication_date":"2007-07-01","ids":{"openalex":"https://openalex.org/W2029524744","doi":"https://doi.org/10.1109/asap.2007.4429999","mag":"2029524744"},"language":"en","primary_location":{"id":"doi:10.1109/asap.2007.4429999","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2007.4429999","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Conf. on Application-specific Systems, Architectures and Processors (ASAP)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026685316","display_name":"Youcef Bouchebaba","orcid":null},"institutions":[{"id":"https://openalex.org/I131827901","display_name":"STMicroelectronics (Switzerland)","ror":"https://ror.org/00wm3b005","country_code":"CH","type":"company","lineage":["https://openalex.org/I131827901"]},{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["CH","IT"],"is_corresponding":false,"raw_author_name":"Youcef Bouchebaba","raw_affiliation_strings":["STMicroelectronics, Italy","STMicroelectron., Geneva"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Italy","institution_ids":["https://openalex.org/I4210154781"]},{"raw_affiliation_string":"STMicroelectron., Geneva","institution_ids":["https://openalex.org/I131827901"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017704705","display_name":"Essaid Bensoudane","orcid":null},"institutions":[{"id":"https://openalex.org/I131827901","display_name":"STMicroelectronics (Switzerland)","ror":"https://ror.org/00wm3b005","country_code":"CH","type":"company","lineage":["https://openalex.org/I131827901"]},{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["CH","IT"],"is_corresponding":false,"raw_author_name":"Essaid Bensoudane","raw_affiliation_strings":["STMicroelectronics, Italy","STMicroelectron., Geneva"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Italy","institution_ids":["https://openalex.org/I4210154781"]},{"raw_affiliation_string":"STMicroelectron., Geneva","institution_ids":["https://openalex.org/I131827901"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019380489","display_name":"Bruno Lavigueur","orcid":null},"institutions":[{"id":"https://openalex.org/I131827901","display_name":"STMicroelectronics (Switzerland)","ror":"https://ror.org/00wm3b005","country_code":"CH","type":"company","lineage":["https://openalex.org/I131827901"]},{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["CH","IT"],"is_corresponding":false,"raw_author_name":"Bruno Lavigueur","raw_affiliation_strings":["STMicroelectronics, Italy","STMicroelectron., Geneva"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Italy","institution_ids":["https://openalex.org/I4210154781"]},{"raw_affiliation_string":"STMicroelectron., Geneva","institution_ids":["https://openalex.org/I131827901"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073518200","display_name":"Pierre Paulin","orcid":null},"institutions":[{"id":"https://openalex.org/I131827901","display_name":"STMicroelectronics (Switzerland)","ror":"https://ror.org/00wm3b005","country_code":"CH","type":"company","lineage":["https://openalex.org/I131827901"]},{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["CH","IT"],"is_corresponding":false,"raw_author_name":"Pierre Paulin","raw_affiliation_strings":["STMicroelectronics, Italy","STMicroelectron., Geneva"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Italy","institution_ids":["https://openalex.org/I4210154781"]},{"raw_affiliation_string":"STMicroelectron., Geneva","institution_ids":["https://openalex.org/I131827901"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022527556","display_name":"Gabriela Nicolescu","orcid":"https://orcid.org/0000-0002-5205-9931"},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Gabriela Nicolescu","raw_affiliation_strings":["Ecole Polytechnique de Montr\u00e8al, Canada","Ecole Polytechnique de Montr\u00e9al,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ecole Polytechnique de Montr\u00e8al, Canada","institution_ids":["https://openalex.org/I45683168"]},{"raw_affiliation_string":"Ecole Polytechnique de Montr\u00e9al,","institution_ids":["https://openalex.org/I45683168"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.08424978,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"22","issue":null,"first_page":"314","last_page":"319"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.8608074188232422},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7979453206062317},{"id":"https://openalex.org/keywords/loop-tiling","display_name":"Loop tiling","score":0.6917682886123657},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.6346660852432251},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6129854321479797},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5501127243041992},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.546881377696991},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5459553003311157},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.46060851216316223},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4263320863246918},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.41968071460723877},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4170333743095398},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.41452756524086},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.4103270173072815},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13993483781814575},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.10006305575370789}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.8608074188232422},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7979453206062317},{"id":"https://openalex.org/C11799548","wikidata":"https://www.wikidata.org/wiki/Q6675847","display_name":"Loop tiling","level":3,"score":0.6917682886123657},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.6346660852432251},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6129854321479797},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5501127243041992},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.546881377696991},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5459553003311157},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.46060851216316223},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4263320863246918},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.41968071460723877},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4170333743095398},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.41452756524086},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.4103270173072815},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13993483781814575},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.10006305575370789},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/asap.2007.4429999","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2007.4429999","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Conf. on Application-specific Systems, Architectures and Processors (ASAP)","raw_type":"proceedings-article"},{"id":"pmh:oai:publications.polymtl.ca:74575","is_oa":false,"landing_page_url":"https://publications.polymtl.ca/74575/","pdf_url":null,"source":{"id":"https://openalex.org/S4306401013","display_name":"PolyPublie (\u00c9cole Polytechnique de Montr\u00e9al)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I45683168","host_organization_name":"Polytechnique Montr\u00e9al","host_organization_lineage":["https://openalex.org/I45683168"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":null,"raw_type":"PeerReviewed"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W40192171","https://openalex.org/W1484657265","https://openalex.org/W1503700136","https://openalex.org/W1522139285","https://openalex.org/W1985161391","https://openalex.org/W2000977235","https://openalex.org/W2010196134","https://openalex.org/W2017264709","https://openalex.org/W2029479717","https://openalex.org/W2046164356","https://openalex.org/W2059564324","https://openalex.org/W2116182251","https://openalex.org/W2134290033","https://openalex.org/W2135045949","https://openalex.org/W2142891960","https://openalex.org/W2143627170","https://openalex.org/W2144324947","https://openalex.org/W2152506070","https://openalex.org/W2170653240","https://openalex.org/W2296218291","https://openalex.org/W4237192618","https://openalex.org/W4245421156","https://openalex.org/W4253425660","https://openalex.org/W6676814519","https://openalex.org/W6681310489","https://openalex.org/W6697374007"],"related_works":["https://openalex.org/W2092181573","https://openalex.org/W2576551918","https://openalex.org/W2056447856","https://openalex.org/W2998838928","https://openalex.org/W2783693002","https://openalex.org/W3043614744","https://openalex.org/W2105957719","https://openalex.org/W1484603919","https://openalex.org/W1973069902","https://openalex.org/W4294611724"],"abstract_inverted_index":{"Multiprocessor":[0],"systems-on-a-chip":[1],"(MPSoCs":[2],"architectures)":[3],"have":[4],"received":[5],"a":[6,63,92,101],"lot":[7],"of":[8,30,33,62,73,107],"attention":[9],"in":[10,17,44,59,104,112],"the":[11,28,60,70,79,105],"past":[12],"years,":[13],"but":[14],"few":[15],"advances":[16],"compilation":[18],"techniques":[19,99],"target":[20],"these":[21,98],"architectures.":[22],"This":[23],"is":[24,38],"particularly":[25],"true":[26],"for":[27],"exploitation":[29],"several":[31,56],"level":[32],"memory":[34,80],"hierarchy.":[35],"Usually":[36],"tiling":[37,54],"applied":[39],"to":[40,55],"one":[41],"loop":[42,50,57],"nest;":[43],"this":[45],"paper":[46],"we":[47],"apply":[48],"simultaneously":[49],"fusion":[51],"with":[52],"two-level":[53],"nests":[58],"context":[61],"MPSoC":[64],"architecture.":[65],"The":[66,94],"two":[67],"level-tiling":[68],"allows":[69],"simultaneous":[71],"optimization":[72],"caches":[74],"and":[75,87,111],"registers.":[76],"To":[77],"optimize":[78],"space":[81],"used":[82,90],"by":[83],"temporary":[84],"arrays,":[85],"buffers":[86],"registers":[88],"are":[89],"as":[91],"replacement.":[93],"experiments":[95],"show":[96],"that":[97],"yield":[100],"significant":[102],"reduction":[103],"number":[106],"data":[108],"cache":[109],"misses":[110],"processing":[113],"time.":[114]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}